IP Library › Granted Patent US 9,673,288
Granted Patent B2
US 9,673,288 · App. 14/387,425 · Granted Jun 6, 2017

Silicon carbide semiconductor device including conductivity layer in trench

Inventors: Yuichi Takeuchi (Obu, JP); Kazumi Chida (Nissin, JP); Narumasa Soejima (Seto, JP); Yukihiko Watanabe (Nagoya, JP)
Assignees: DENSO CORPORATION; TOYOTA JIDOSHA KABUSHIKI KAISHA
H01L29/4236H01L21/044H01L21/0465H01L21/26513H01L21/3065H01L21/324H01L29/0623H01L29/1095H01L29/1608H01L29/66068H01L29/66734H01L29/7813H01L29/42368
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,673,288
App. No.
14/387,425
Granted
Jun 6, 2017
Kind
B2
Abstract

In a silicon carbide semiconductor device, a p-type SiC layer is disposed in a corner of a bottom of a trench. Thus, even if an electric field is applied between a drain and a gate when a MOSFET is turned off, a depletion layer in a pn junction between the p-type SiC layer and an n − type drift layer greatly extends toward the n − type drift layer, and a high voltage caused by an influence of a drain voltage hardly enters a gate insulating film. Hence, an electric field concentration within the gate insulating film can be reduced, and the gate insulating film can be restricted from being broken. In this case, although the p-type SiC layer may be in a floating state, the p-type SiC layer is formed in only the corner of the bottom of the trench. Thus, the deterioration of the switching characteristic is relatively low.

Claims (39)

1. A silicon carbide semiconductor device comprising:

a silicon carbide substrate that is of either a first conductivity type, or a second conductivity type that is opposite the first conductivity type;

a drift layer that is disposed on the substrate, and made of a first conductivity type silicon carbide lower in impurity concentration than the substrate;

a base region that is disposed on the drift layer, and made of a second conductivity type silicon carbide;

a source region that is disposed on the base region, and made of a first conductivity type silicon carbide higher in impurity concentration than the drift layer;

a contact region that is connected to the base region, and made of a second conductivity type silicon carbide higher in impurity concentration than the base region;

a trench that extends to a position deeper than the base region from a surface of the source region;

a second conductivity type layer that is disposed in a bottom of the trench, and is made of a second conductivity type silicon carbide;

a gate insulating film that is disposed on an inner wall surface of the trench on the second conductivity type layer;

a gate electrode that is disposed on the gate insulating film within the trench;

a source electrode that is electrically connected to the base region through the source region and the contact region; and

a drain electrode that is disposed on a rear side of the substrate,

wherein the silicon carbide semiconductor device has an inversion type semiconductor switching element with a trench gate structure that forms an inversion type channel region on a surface portion of the base region located on a side surface of the trench through control of an application voltage to the gate electrode, and allows a current to flow between the source electrode and the drain electrode through the source region and the drift layer;

wherein the trench defines a longitudinal direction in one direction, and the bottom of the trench has a predetermined width;

wherein the gate insulating film contacts a bottom surface of the trench;

wherein the second conductivity type layer disposed in the bottom of the trench includes a first corner portion and a second corner portion;

wherein the first corner portion and the second corner portion of the second conductivity type layer are disposed at opposite corners of the bottom of the trench and separated from each other by the gate insulating film, which contacts the bottom surface of the trench, in a width direction of the trench in a cross-section taken along a depth direction and the width direction of the trench; and

wherein each of the first corner portion and the second corner portion has a triangular round shape in the cross-section taken along the depth direction and the width direction of the trench, the triangular round shape being defined by two sides that contact the side surface of the trench and the bottom surface of the trench and one side that contacts the gate insulating film.

2. The silicon carbide semiconductor device according to claim 1 , wherein

at least a part of the side surface of the trench is provided with a coupling layer made of a second conductivity type silicon carbide, and

the base region and the second conductivity type layer are coupled with each other by the coupling layer.

3. The silicon carbide semiconductor device according to claim 2 , wherein

an impurity concentration of the second conductivity type layer, which is 1×10 17 /cm 3 or higher, and an impurity concentration of the coupling layer are the same.

4. The silicon carbide semiconductor device according to claim 2 , wherein

the impurity concentration of the coupling layer is higher than an impurity concentration of the base region.

5. A method of manufacturing the silicon carbide semiconductor device according to claim 1 , comprising:

forming the trench to a position deeper than the base region from the surface of the source region; and

after the forming of the trench, conducting a heat treatment under a hydraulic atmosphere mixed with a second conductivity type dopant gas to subject the inner wall surface of the trench to hydrogen etching, and to form the second conductivity type layer in the corner of the bottom of the trench by epitaxial growth taking the second conductivity type dopant gas.

6. The method of manufacturing the silicon carbide semiconductor device according to claim 5 , further comprising activation-annealing to activate an ion implantation layer including the contact layer, wherein

the activation-annealing is conducted simultaneously by the heat treatment for conducting the hydrogen etching.

7. The method of manufacturing the silicon carbide semiconductor device according to claim 5 , wherein

a TMA is used as the second conductivity type dopant gas.

8. The method of manufacturing the silicon carbide semiconductor device according to claim 5 , wherein

a B 2 H 6 is used as the second conductivity type dopant gas.

9. The silicon carbide semiconductor device according to claim 1 , wherein

the triangular round shape is a triangular shape having two straight sides and one round side.

10. The silicon carbide semiconductor device according to claim 1 , wherein

the two sides that define the triangular round shape and contact the side surface and the bottom surface of the trench are straight, and

the one side that defines the triangular round shape and contacts the gate insulating film is rounded.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 23, 2014
From: TAKEUCHI, YUICHI; CHIDA, KAZUMI; SOEJIMA, NARUMASA; WATANABE, YUKIHIKO
To: DENSO CORPORATION; TOYOTA JIDOSHA KABUSHIKI KAISHA
Reel/Frame 033799/0518 →
Priority Claims (1)
JP 2012-95517 · Apr 19, 2012 · national
Continuity (1)
Related Publication 20150048382A1 · Feb 19, 2015