Shift register and driving method thereof, gate driving circuit, display apparatus
A shift register and driving method thereof, gate driving circuit, and display apparatus are provided. The shift register comprises: first input module configured to pull up potential of first node under the effect of signal received by input terminal; output module configured to pull up potential of output terminal under the effect of the potential of the first node; reset module configured to pull down the potential of the first node under the effect of signal received by reset terminal; and output pulling-down module configured to pull down the potential of the output terminal under the effect of first clock signal, wherein the above identified modules are connected to the first node; and second input module configured to connect the input terminal to the first node within operation time of the first input module and the output pulling-down module under the effect of the first clock signal.
1. A shift register comprising: an input terminal, a reset terminal and an output terminal, wherein the shift register further comprises:
a first input module connected to the input terminal and configured to pull up a potential of a first node under an effect of a signal received by the input terminal;
an output module connected to the output terminal and configured to pull up a potential of the output terminal under an effect of the potential of the first node;
a reset module connected to the reset terminal and configured to pull down the potential of the first node under an effect of a signal received by the reset terminal; and
an output pulling-down module connected to the output terminal and configured to pull down the potential of the output terminal under an effect of a first clock signal,
wherein the first input module, the output module, the reset module and the output pulling-down module are connected to the first node; and
the shift register further comprises a second input module connected to the input terminal and the first node and configured to connect the input terminal to the first node within an operation time of the first input module and the output pulling-down module under the effect of the first clock signal.
2. The shift register according to claim 1 , wherein the second input module comprises a first transistor, whose gate is connected to the first clock signal, one of a source and a drain is connected to the input terminal, and the other thereof is connected to the first node.
3. The shift register according to claim 1 , wherein the output module comprises a first capacitor and a third transistor, wherein:
one terminal of the first capacitor is connected to the first node, and the other terminal thereof is connected to the output terminal; and
a gate of the third transistor is connected to the first node, one of a source and a drain of the third transistor is connected to the output terminal, and the other thereof is connected to a second clock signal.
4. The shift register according to claim 3 , wherein a duty ratio of the second clock signal is smaller than 50%.
5. The shift register according to claim 3 , wherein the shift register further comprises a fourth transistor, whose gate is connected to the reset terminal, one of a source and a drain is connected to the output terminal, and the other thereof is connected to a low level voltage line.
6. The shift register according to claim 5 , wherein the shift register further comprises a second capacitor, whose one terminal is connected to the first node, and the other terminal is connected to the first clock signal.
7. The shift register according to claim 6 , wherein the second capacitor is equal in magnitude to a parasitic capacitor between the second clock signal and the third transistor.
8. The shift register according to claim 1 , wherein the output pulling-down module comprises a second transistor, whose gate is connected to the first clock signal, one of a source and a drain is connected to the output terminal, and the other thereof is connected to a low level voltage line.
9. The shift register according to claim 1 , wherein the first input module comprises a fifth transistor, whose gate is connected to the input terminal, one of a source and a drain is connected to the input terminal, and the other thereof is connected to the first node.
10. The shift register according to claim 1 , wherein the reset module comprises a sixth transistor, whose gate is connected to the reset terminal, one of a source and a drain is connected to the first node, and the other thereof is connected to a low level voltage line.
11. A gate driving circuit, comprising multiple stages of shift register units having an input terminal, a reset terminal and an output terminal, an input terminal of any stage of the shift register units except for a first stage of shift register unit being connected to an output terminal of a previous stage of shift register unit, wherein the shift register unit adopts the shift register according to claim 1 .
12. A display apparatus, comprising the gate driving circuit according to claim 11 .
13. A method for driving the shift register according to claim 1 , comprising following steps:
in a first phase, inputting a first level to the input terminal, such that the first input module pulls up the potential of the first node under the effect of the first level, and the second input module connects the input terminal with the first node under the effect of the first clock signal, and such that the output module pulls up the potential of the output terminal under the effect of the potential of the first node; and
in a second phase, inputting a second level to the input terminal, and inputting the second level to the reset terminal, such that the reset module pulls down the potential of the first node, the output pulling-down module pulls down the potential of the output terminal under the effect of the first clock signal, and such that the second input module connects the input terminal with the first node under the effect of the first clock signal.
14. The gate driving circuit according to claim 11 , wherein the second input module comprises a first transistor, whose gate is connected to the first clock signal, one of a source and a drain is connected to the input terminal, and the other thereof is connected to the first node.
15. The gate driving circuit according to claim 11 , wherein the output module comprises a first capacitor and a third transistor, wherein:
one terminal of the first capacitor is connected to the first node, and the other terminal thereof is connected to the output terminal; and
a gate of the third transistor is connected to the first node, one of a source and a drain of the third transistor is connected to the output terminal, and the other thereof is connected to a second clock signal.
16. The gate driving circuit according to claim 15 , wherein a duty ratio of the second clock signal is smaller than 50%.
17. The gate driving circuit according to claim 15 , wherein the shift register further comprises a fourth transistor, whose gate is connected to the reset terminal, one of a source and a drain is connected to the output terminal, and the other thereof is connected to a low level voltage line.
18. The gate driving circuit according to claim 17 , wherein the shift register further comprises a second capacitor, whose one terminal is connected to the first node, and the other terminal is connected to the first clock signal.
19. The gate driving circuit according to claim 18 , wherein the second capacitor is equal in magnitude to a parasitic capacitor between the second clock signal and the third transistor.
20. The gate driving circuit according to claim 11 , wherein the output pulling-down module comprises a second transistor, whose gate is connected to the first clock signal, one of a source and a drain is connected to the output terminal, and the other thereof is connected to a low level voltage line.