IP Library Granted Patent US 9,691,791
Granted Patent B2
US 9,691,791 · App. 14/728,960 · Granted Jun 27, 2017

Display panel and display device having the same

Inventors: Sang Jin Jeon (Suwon-si, KR); Kwang Chul Jung (Seongnam-si, KR); Se Hyoung Cho (Hwaseong-si, KR)
Assignee: Samsung Display Co., Ltd.
H01L27/124G09G3/20G09G2300/0426G09G2310/0281G09G2320/0209G09G2320/0223
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,691,791
App. No.
14/728,960
Granted
Jun 27, 2017
Kind
B2
Abstract

A display device includes: a substrate partitioned into a display area including a plurality of pixels for displaying images thereon and a non-display area around the display area; a plurality of first gate lines and a plurality of data lines extended in one direction on the display area; a plurality of pads on one side of the non-display area; a plurality of gate fan-out lines, each coupling one of the first gate lines and a corresponding one of the pads; and a plurality of data fan-out lines, each coupling one of the data lines and a corresponding one of the pads, wherein the gate fan-out lines and the data fan-out lines may be alternately disposed.

Claims (54)

1. A display panel comprising:

a substrate partitioned into a display area comprising a plurality of pixels for displaying images thereon and a non-display area around the display area;

a plurality of first gate lines and a plurality of data lines extended in one direction on the display area;

a plurality of pads on one side of the non-display area;

a plurality of gate fan-out lines, each coupling one of the first gate lines and a corresponding one of the pads; and

a plurality of data fan-out lines, each coupling one of the data lines and a corresponding one of the pads,

wherein the gate fan-out lines and the data fan-out lines are alternately disposed, and

wherein the gate fan-out lines do not overlap the data fan-out lines.

2. The display panel of claim 1 , wherein the pads are on only one side of the non-display area.

3. The display panel of claim 1 , wherein the gate fan-out lines and the data fan-out lines are on a same layer.

4. The display panel of claim 1 , wherein each of the plurality of gate fan-out lines has substantially a same resistance value.

5. The display panel of claim 4 , wherein each of the plurality of gate fan-out lines has substantially a same length.

6. The display panel of claim 1 , wherein each of the plurality of data fan-out lines has substantially a same resistance value.

7. The display panel of claim 6 , wherein each of the plurality of data fan-out lines has substantially a same length.

8. The display panel of claim 1 , wherein at least one of the gate fan-out lines corresponds to a plurality of data fan-out lines.

9. The display panel of claim 1 , further comprising a plurality of second gate lines insulated from the first gate lines and the data lines by an insulating layer and crossing the first gate lines,

wherein one of the first gate lines and a corresponding one of the second gate lines are coupled through a contact hole in an overlap area.

10. A display device comprising:

a substrate partitioned into a display area comprising a plurality of pixels for displaying images thereon and a non-display area around the display area;

a plurality of first gate lines and a plurality of data lines extended in one direction on the display area;

a plurality of pads on one side of the non-display area;

a plurality of gate fan-out lines, each coupling one of the first gate lines and a corresponding one of the pads;

a plurality of data fan-out lines, each coupling one of the data lines and a corresponding one of the pads; and

at least one driver integrated circuit coupled to the plurality of pads and configured to apply scan signals and data signals,

wherein the gate fan-out lines and the data fan-out lines are alternately disposed, and

wherein the gate fan-out lines do not overlap the data fan-out lines.

11. The display device of claim 10 , wherein the driver integrated circuit comprises:

a gate driver logic configured to generate scan signals, and

a data driver logic configured to generate data voltages.

12. The display device of claim 10 , wherein the driver integrated circuit comprises:

a gate driver integrated circuit, and

a data driver integrated circuit.

13. The display device of claim 10 ,

wherein the at least one driver integrated circuit comprises a plurality of driver integrated circuits, and

wherein the driver integrated circuits are at substantially equal distances from each other.

14. The display device of claim 10 , wherein the gate fan-out lines and the data fan-out lines are on a same layer.

15. The display device of claim 10 ,

wherein each of the plurality of gate fan-out lines has substantially a same resistance value, and

wherein each of the plurality of data fan-out lines has substantially a same resistance value.

16. The display device of claim 15 ,

wherein each of the plurality of gate fan-out lines has substantially a same length, and

wherein each of the plurality of data fan-out lines has substantially a same length.

17. The display device of claim 10 , wherein at least one of the gate fan-out lines corresponds to a plurality of data fan-out lines.

18. The display device of claim 10 , further comprising:

a plurality of second gate lines insulated from the first gate lines and the data lines by an insulating layer and crossing the first gate lines,

wherein one of the first gate lines and a corresponding one of the second gate lines are coupled through a contact hole in an overlap area.

19. A display panel comprising:

a substrate partitioned into a display area comprising a plurality of pixels for displaying images thereon and a non-display area around the display area;

a plurality of first gate lines and a plurality of data lines extended in one direction on the display area;

a plurality of pads on one side of the non-display area;

a plurality of gate fan-out lines, each coupling one of the first gate lines and a corresponding one of the pads; and

a plurality of data fan-out lines, each coupling one of the data lines and a corresponding one of the pads,

wherein the gate fan-out lines and the data fan-out lines are alternately disposed, and

wherein the gate fan-out lines and the data fan-out lines are on a same layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 8, 2015
From: JEON, SANG JIN; JUNG, KWANG CHUL; CHO, SE HYOUNG
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 036080/0704 →
Priority Claims (1)
KR 10-2014-0097362 · Jul 30, 2014 · national
Continuity (1)
Related Publication 20160035307A1 · Feb 4, 2016