IP Library › Granted Patent US 9,712,171
Granted Patent B2
US 9,712,171 · App. 14/129,527 · Granted Jul 18, 2017

Clocked all-spin logic circuit

Inventors: Dmitri E. Nikonov (Beaverton, OR); Sasikanth Manipatruni (Hillsboro, OR); Ian A. Young (Portland, OR); Vehbi Calayir (Pittsburgh, PA)
Assignee: Intel Corporation
H03K19/16B82Y25/00G06F7/501H03K3/45H03K19/20
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,712,171
App. No.
14/129,527
Granted
Jul 18, 2017
Kind
B2
Abstract

Described is a latch comprising: a first all-spin logic (ASL) device; a second ASL device coupled to the first ASL device, the second ASL device controllable by a clock signal; and a third ASL device coupled to the second ASL device, wherein the first and third ASL devices have respective magnets coupled to a power supply terminal. Described is a flip-flop which comprises: a first ASL device; a second ASL device coupled to the first ASL device, the second ASL device controllable by a first clock signal; a third ASL device coupled to the second ASL device, the third ASL device controllable by a second clock signal, the second clock signal being out of phase relative to the first clock signal; and a fourth ASL device coupled to the third ASL device, wherein the first and fourth ASL devices have respective magnets coupled to a power supply terminal.

Claims (46)

1. An apparatus comprising:

a first ferromagnet;

a second ferromagnet coupled to the first ferromagnet, the second ferromagnet is controlled by a clock signal during operation; and

a third ferromagnet coupled to the second ferromagnet, wherein the first and third ferromagnets have respective magnets coupled to a power supply terminal.

2. The apparatus of claim 1 , wherein each of the first, second, and third ferromagents form a first, second, and third all-spin logic (ASL) devices respectively, each of which includes:

a magnet with a first terminal, the magnet extending in a first direction;

a non-magnet with a second terminal, the non-magnet extending in a second direction different from the first direction; and

a non-conductor coupled to the magnet, the non-conductor extending in the second direction to isolate a first portion of a non-magnet interconnect from a second portion of the non-magnet interconnect, the second portion coupled to the magnet and the non-magnet, the non-magnet interconnect extending in the first direction.

3. The apparatus of claim 2 , wherein the first terminal is coupled to a power supply terminal for the first ASL device.

4. The apparatus of claim 2 , wherein the first terminal is coupled to the clock signal for the second ASL device.

5. The apparatus of claim 2 , wherein the first terminal is coupled to a power supply terminal for the third ASL device.

6. The apparatus of claim 2 , wherein the second terminal is coupled to ground.

7. The apparatus of claim 2 , wherein the first terminal for each of the ASL devices is independently controllable to be coupled to a positive power supply, a negative power supply, or a floating node.

8. The apparatus of claim 7 further comprises a clock gating control circuit to provide a control signal for independently controlling coupling of the first terminal to a positive power supply, a negative power supply, or a floating node.

9. The apparatus of claim 1 , wherein the power supply terminal is coupled to at least one of:

a positive power supply;

a negative power supply; or

a floating node.

10. An apparatus comprising:

a first ferromagnet;

a second ferromagnet coupled to the first ferromagnet, the second ferromagnet is controlled by a first clock signal during operation;

a third ferromagnet coupled to the second ferromagnet, the third ferromagnet is controlled by a second clock signal during operation, the second clock signal being out of phase relative to the first clock signal; and

a fourth ferromagnet coupled to the third ferromagnet, wherein the first and fourth ferromagnets have respective magnets coupled to a power supply terminal.

11. The apparatus of claim 10 , wherein each of the first, second, third, and fourth ferromagnet form a first, second, third, and fourth all-spin logic (ASL) devices respectively, each of which include:

a magnet with a first terminal, the magnet extending in a first direction;

a non-magnet with a second terminal, the non-magnet extending in a second direction different from the first direction; and

a non-conductor coupled to the magnet, the non-conductor extending in the second direction to isolate a first portion of a non-magnet interconnect from a second portion of the non-magnet interconnect, the second portion coupled to the magnet and the non-magnet, the non-magnet interconnect extending in the first direction.

12. The apparatus of claim 11 , wherein the first terminal is coupled to a power supply terminal for the first ASL device.

13. The apparatus of claim 11 , wherein the first terminal is coupled to the first clock signal for the second ASL device.

14. The apparatus of claim 11 , wherein the first terminal is coupled to the second clock signal for the third ASL device.

15. The apparatus of claim 11 , wherein the first terminal is coupled to a power supply terminal for the fourth ASL device.

16. The apparatus of claim 11 , wherein the second terminal is coupled to ground.

17. The apparatus of claim 11 , wherein the first terminal for each of the ASL devices is independently controllable to be coupled to a positive power supply, a negative power supply, or a floating node.

18. The apparatus of claim 17 further comprises a clock gating control circuit to provide a control signal for independently controlling coupling of the first terminal to a positive power supply, a negative power supply, or a floating node.

19. The apparatus of claim 10 , wherein the power supply terminal is coupled to at least one of:

a positive power supply;

a negative power supply; or

a floating node.

20. A system comprising:

a memory;

a processor coupled to the memory, the processor having a latch which includes:

a first ferromagnet;

a second ferromagnet coupled to the first ferromagnet, the second ferromagnet is controlled by a clock signal during operation; and

a third ferromagnet coupled to the second ferromagnet, wherein the first and third ferromagnets have respective magnets coupled to a power supply terminal; and

a wireless interface for allowing the processor to communicate with another device.

21. The system of claim 20 further comprises a display unit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 11, 2014
From: NIKONOV, DMITRI E.; MANIPATRUNI, SASIKANTH; YOUNG, IAN A.; CALAYIR, VEHBI
To: INTEL CORPORATION
Reel/Frame 032192/0618 →
Continuity (1)
Related Publication 20160248427A1 · Aug 25, 2016