IP Library Granted Patent US 9,763,313
Granted Patent B2
US 9,763,313 · App. 14/260,888 · Granted Sep 12, 2017

Conductive nanostructure-based films with improved ESD performance

Inventor: Florian Pschenitzka (San Francisco, CA)
Assignee: CAM Holding Corporation
H05F1/02G02B1/105G02B1/16H05K1/0259B82Y10/00H05K1/0234H05K1/0274H05K1/095H05K2201/0108H05K2201/0281Y10T29/49117
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,763,313
App. No.
14/260,888
Granted
Sep 12, 2017
Kind
B2
Abstract

Optical stacks containing one or more patterned transparent conductor layers may be damaged by electrostatic discharges that occur during the optical stack manufacturing process. Such damage may result in non-conductive conductors within the patterned transparent conductor layer. An electrostatic discharge protected optical stack may include a substrate layer, a first anti-static layer having a sheet resistance of from about 10 6 ohms per square (Ω/sq) to about 10 9 Ω/sq, and a patterned transparent conductor layer. Methods of testing and assessing damage to patterned transparent conductors are provided.

Claims (17)

1. A method of assessing the effects of electrostatic discharge on a patterned transparent conductor, the method comprising:

depositing an anti-static substrate layer proximate at least a portion of a grounded counter electrode;

depositing a patterned transparent conductor layer at least partially across and proximate the anti-static substrate layer laterally opposite the grounded counter electrode;

disposing a charging inlet proximate the anti-static substrate layer at a first location on a side of the anti-static substrate layer including the patterned transparent conductor layer, the first location not in direct physical contact with either the patterned transparent conductor or the anti-static substrate layer;

disposing a drain outlet proximate the anti-static substrate layer at a second location on the side of the anti-static substrate layer including the patterned transparent conductor layer, the second location not in direct physical contact with either the patterned transparent conductor or a second surface of the anti-static substrate layer and at least a portion of the patterned transparent conductor between the first location and the second location; and

electrically coupling the drain outlet to the grounded counter electrode.

2. The method of claim 1 , further comprising:

electrically coupling a charged capacitor to the charging inlet; and

accumulating an electrical charge at the charging inlet;

dissipating the accumulated electrical charge at the charging inlet through at least one of either the anti-static substrate layer or patterned transparent conductor layer; and

determining the electrical conductivity of all or a portion of the patterned transparent conductor layer.

3. The method of claim 2 wherein electrostatically discharging the accumulated electrical charge at the charging inlet to the anti-static substrate layer comprises:

discharging the charged capacitor through a first external resistor placed in series with the charging inlet.

4. The method of claim 3 wherein discharging the charged capacitor through a first external resistor placed in series with the charging inlet comprises:

discharging the charged capacitor through the first external resistor, the first external resistor including at least one resistance value of one million ohms (1 MΩ) or greater.

5. The method of claim 4 wherein depositing a patterned transparent conductor layer at least partially across and proximate the anti-static substrate layer comprises:

depositing the patterned transparent conductor layer at least partially across and proximate a polyethylene terephthalate (PET) substrate layer that includes at least one of: one or more anti-static materials disposed within the substrate layer or one or more anti-static layers disposed proximate the anti-static substrate layer.

Assignments (10)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 4, 2025
From: CAMBRIOS FILM SOLUTIONS CORPORATION
To: PINE CASTLE INVESTMENTS LIMITED
Reel/Frame 070110/0392 →
RELEASE OF SECURITY INTEREST Recorded Mar 17, 2021
From: INVENTIVE POWER LIMITED
To: CAMBRIOS FILM SOLUTIONS CORPORATION
Reel/Frame 055633/0196 →
CHANGE OF NAME Recorded Nov 13, 2018
From: CAM HOLDING CORPORATION
To: CAMBRIOS FILM SOLUTIONS CORPORATION
Reel/Frame 047508/0135 →
SECURITY INTEREST Recorded Oct 24, 2018
From: CAMBRIOS FILM SOLUTIONS CORPORATION
To: INVENTIVE POWER LIMITED
Reel/Frame 047297/0351 →
CHANGE OF NAME Recorded Sep 30, 2018
From: CAM HOLDING CORPORATION
To: CAMBRIOS FILM SOLUTIONS CORPORATION
Reel/Frame 048172/0510 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 12, 2016
From: CHAMP GREAT INTERNATIONAL CORPORATION
To: CAM HOLDING CORPORATION
Reel/Frame 040322/0944 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 29, 2016
From: CAMBRIOS TECHNOLOGIES CORPORATION
To: CHAMP GREAT INT'L CORPORATION
Reel/Frame 038295/0845 →
RELEASE OF LIEN Recorded Mar 17, 2016
From: SEED IP LAW GROUP PLLC
To: CAMBRIOS TECHNOLOGIES CORPORATION
Reel/Frame 038146/0630 →
LIEN Recorded Feb 10, 2016
From: CAMBRIOS TECHNOLOGIES CORPORATION
To: SEED IP LAW GROUP PLLC
Reel/Frame 037760/0806 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 9, 2014
From: PSCHENITZKA, FLORIAN
To: CAMBRIOS TECHNOLOGIES CORPORATION
Reel/Frame 032862/0749 →
Continuity (2)
Provisional Application 61823833 · May 15, 2013
Related Publication 20140340811A1 · Nov 20, 2014