IP Library › Granted Patent US 9,793,347
Granted Patent B2
US 9,793,347 · App. 14/931,427 · Granted Oct 17, 2017

Semiconductor device and method of fabricating the same

Inventors: Woo-Jin Lee (Hwaseong-si, KR); Sang-Hoon Ahn (Goyang-si, KR); Gil-Heyun Choi (Seoul, KR); Jong-Won Hong (Hwaseong-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
H01L29/0649H01L21/764H01L21/7682H01L21/76805H01L21/76831
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,793,347
App. No.
14/931,427
Granted
Oct 17, 2017
Kind
B2
Abstract

A semiconductor device includes a substrate, a conductive pattern, a side spacer, and an air gap. The substrate includes an interlayer insulating layer and a trench penetrating the interlayer insulating layer. The conductive pattern is disposed within the trench of the substrate. The side spacer is disposed within the trench. The side spacer covers an upper side surface of the conductive pattern. The air gap is disposed within the trench. The air gap is bounded by a sidewall of the trench, the side spacer, and a lower side surface of the conductive pattern. A level of a bottom surface of the conductive pattern is lower than a level of bottom surfaces of the side spacer.

Claims (24)

1. A semiconductor device comprising:

a semiconductor substrate;

an interlayer insulating layer disposed on the semiconductor substrate, the interlayer insulating layer including a trench penetrating the interlayer insulating layer;

a conductive pattern disposed within the trench, a bottom surface of the conductive pattern being in contact with a bottom surface of the trench;

an etch stop layer disposed on the conductive pattern, the etch stop layer covering the trench;

a side spacer covering a side surface of the conductive pattern, the side spacer being spaced from the interlayer insulating layer; and

an air gap bounded by the interlayer insulating layer, the conductive pattern, the etch stop layer and the side spacer,

wherein a bottom surface of the side spacer is spaced from the bottom surface of the trench, and

wherein a vertical length between the bottom surface of the side spacer and the bottom surface of the trench is substantially equal to a horizontal width of the side spacer.

2. The device of claim 1 , wherein the horizontal width of the side spacer is substantially equal to a horizontal length between a side surface of the side spacer and a sidewall of the trench.

3. The device of claim 1 , wherein a vertical length of a lower side surface of an upper conductive pattern which is not covered by the side spacer is greater than the vertical length between the bottom surface of the side spacer and the bottom surface of the trench.

4. A semiconductor device comprising:

a semiconductor substrate;

an interlayer insulating layer disposed on the semiconductor substrate, the interlayer insulating layer including a trench penetrating the interlayer insulating layer;

a conductive pattern disposed within the trench;

an etch stop layer disposed on the conductive pattern;

a side spacer covering a side surface of the conductive pattern, the side spacer being spaced from the interlayer insulating layer; and

an air gap bounded by the interlayer insulating layer, the conductive pattern, the etch stop layer and the side spacer,

wherein a bottom surface of the side spacer is spaced from a bottom surface of the trench, and

wherein a vertical length between the bottom surface of the side spacer and the bottom surface of the trench is substantially equal to a horizontal width of the side spacer.

5. The device of claim 4 , wherein the horizontal width of the side spacer is substantially equal to a horizontal length between a side surface of the side spacer and a sidewall of the trench.

6. The device of claim 4 , wherein a vertical length of a lower side surface of an upper conductive pattern which is not covered by the side spacer is greater than the vertical length between the bottom surface of the side spacer and the bottom surface of the trench.

7. The device of claim 4 , wherein a bottom surface of the conductive pattern is in contact with the bottom surface of the trench.

8. The device of claim 4 , wherein the etch stop layer covers the trench.

Priority Claims (1)
KR 10-2013-0026388 · Mar 12, 2013 · national
Continuity (2)
Division 14165817 · Jan 28, 2014
Related Publication 20160056235A1 · Feb 25, 2016