IP Library Granted Patent US 9,818,466
Granted Patent B2
US 9,818,466 · App. 15/198,934 · Granted Nov 14, 2017

Robust slope detection technique for STTRAM and MRAM sensing

Inventors: Swaroop Ghosh (Tampa, FL); Seyedhamidreza Motaman (Tampa, FL)
Assignee: UNIVERSITY OF SOUTH FLORIDA
G11C11/1673G11C11/1677G11C11/1693G11C27/024G11C2213/15
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,818,466
App. No.
15/198,934
Granted
Nov 14, 2017
Kind
B2
Abstract

Slope detection systems and methods are provided that monitor magnetic tunnel junction (MTJ) resistance switching. A low-overhead, sample-and-hold circuit can be used. Slope detection techniques can reduce or eliminate bit-to-bit process variation, thereby reducing or eliminating variation in oxide thickness. In addition, the need for data and reference current can be obviated compared to related art techniques, thereby increasing sensing robustness.

Claims (38)

1. A method for detecting the slope of a current-voltage (I-V) curve of memory, the method comprising:

injecting a ramp current into a magnetic tunnel junction (MTJ) of the memory;

monitoring, using a main circuit comprising a sample-and-hold circuit and a sense amplifier circuit, the resistance of the MTJ of the memory;

if the resistance of the MTJ switches from a low-resistance state to a high-resistance state, determining that the slope of the I-V curve has changed from negative to positive; and

if the resistance of the MTJ switches from a high-resistance state to a low-resistance state, determining that the slope of the I-V curve has changed from positive to negative.,

wherein monitoring the resistance of the MTJ comprises double sampling using the main circuit.

2. The method according to claim 1 , wherein the main circuit further comprises a ramp current source circuit, wherein the ramp current injected into the MTJ originates from the ramp current source circuit.

3. The method according to claim 2 , wherein the main circuit further comprises an input buffer circuit.

4. The method according to claim 3 , wherein the sample-and-hold circuit comprises a first variable capacitor and a second variable capacitor.

5. The method according to claim 1 , wherein the main circuit further comprises an input buffer circuit.

6. The method according to claim 1 , wherein the memory is Spin-Torque Transfer Random Access Memory (STTRAM) or Magnetic Random Access Memory (MRAM).

7. The method according to claim 1 , wherein monitoring the resistance of the MTJ comprises triple sampling using the main circuit.

8. The method according to claim 1 , wherein the sample-and-hold circuit comprises a first variable capacitor and a second variable capacitor.

9. The method according to claim 8 , wherein monitoring the resistance of the MTJ comprises double sampling using the main circuit,

wherein a voltage of the MTJ at a first sampling time is stored in the first variable capacitor, and

wherein a voltage of the MTJ at a second sampling time different from the first sampling time is stored in the second variable capacitor.

10. A method for detecting the state of a current of memory, the method comprising:

monitoring, using a main circuit comprising a sample-and-hold circuit and a sense amplifier circuit, the resistance of a magnetic tunnel junction (MTJ) of the memory;

if the resistance of the MTJ switches from a low-resistance state to a high-resistance state, determining that the current is negative; and

if the resistance of the MTJ switches from a high-resistance state to a low-resistance state, determining that the current is positive,

wherein monitoring the resistance of the MET comprises double sampling sing the main circuit.

11. The method according to claim 10 , wherein the main circuit further comprises a ramp current source circuit.

12. The method according to claim 11 , wherein the main circuit further comprises an input buffer circuit.

13. The method according to claim 10 , wherein the main circuit further comprises an input buffer circuit.

14. The method according to claim 10 , wherein the memory is Spin-Torque Transfer Random Access Memory (STTRAM) or Magnetic Random Access Memory (MRAM).

15. The method according to claim 10 , wherein monitoring the resistance of the MTJ comprises triple sampling using the main circuit.

16. The method according to claim 10 , wherein, if the resistance of the MTJ switches from a low-resistance state to a high-resistance state, the method comprises determining that the current is negative and greater than a critical current in magnitude; and

if the resistance of the MTJ switches from a high-resistance state to a low-resistance state, the method comprises determining that the current is positive and greater than the critical current in magnitude.

17. A system for detecting the slope of a voltage-current (I-V) curve of memory, the system comprising a main circuit configured to:

inject a ramp current into a magnetic tunnel junction (MTJ) of the memory;

monitor the resistance of an MTJ of the memory;

if the resistance of the MTJ switches from a low-resistance state to a high-resistance state, determining that the slope of the I-V curve has changed from negative to positive; and

if the resistance of the MTJ switches from a high-resistance state to a low-resistance state, determining that the slope of the I-V curve has changed from positive to negative,

wherein the main circuit comprises a sample-and-hold circuit and a sense amplifier circuit,

wherein monitoring the resistance of the MTJ comprises double sampling using the main circuit,

wherein the sample-and-hold circuit comprises a first variable capacitor and a second variable capacitor.

wherein a voltage of the MTJ sampling time is stored in the first variable capacitor. and

wherein a voltage of the MEI at a second sampling time different from the first sampling time is stored in the second variable capacitor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 23, 2017
From: GHOSH, SWAROOP; MOTAMAN, SEYEDHAMIDREZA
To: UNIVERSITY OF SOUTH FLORIDA
Reel/Frame 041045/0980 →
Continuity (2)
Provisional Application 62186894 · Jun 30, 2015
Related Publication 20170004868A1 · Jan 5, 2017