IP Library Granted Patent US 9,847,722
Granted Patent B2
US 9,847,722 · App. 14/867,831 · Granted Dec 19, 2017

Voltage regulators with kickback protection

Inventors: Chiteh Chiang (San Jose, CA); Marco A. Zuniga (Berkeley, CA); Yang Lu (Fremont, CA)
Assignee: Volterra Semiconductor LLC
H02M3/1588H02M3/156H03K17/063H02M2001/0054H03K2217/0036H03K2217/0081Y02B70/1466Y02B70/1491Y10T307/50
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,847,722
App. No.
14/867,831
Granted
Dec 19, 2017
Kind
B2
Abstract

The subject matter of this document can be embodied in a method that includes a voltage regulator having an input terminal and an output terminal. The voltage regulator includes a high-side transistor between the input terminal and an intermediate terminal, and a low-side transistor between the intermediate terminal and ground. The voltage regulator includes a low-side driver circuit including a capacitor and an inverter. The output of the inverter is connected to the gate of the low-side transistor. The voltage regulator also includes a controller that drives the high-side and low-side transistors to alternately couple the intermediate terminal to the input terminal and ground. The controller is configured to drive the low-side transistor by controlling the inverter. The voltage regulator further includes a switch coupled to the low-side driver circuit. The switch is configured to block charge leakage out of the capacitor during an off state of the low-side transistor.

Claims (30)

1. A voltage regulator having an input terminal and an output terminal, the voltage regulator comprising:

a high-side transistor between the input terminal and an intermediate terminal, the high-side transistor connected to a high-side driver circuit;

a low-side transistor between the intermediate terminal and ground, the low side transistor connected to a low-side driver circuit that includes a capacitor and an inverter; and

a controller connected to the high-side and low-side driver circuits to alternately couple the intermediate terminal to the input terminal and ground,

wherein the inverter includes a positive voltage terminal configured to be connected to a first direct current (DC) voltage source, and a negative voltage reference terminal configured to be connected to a second, different DC voltage source having a higher electrical potential than ground, such that the negative voltage reference terminal is at a higher electrical potential than ground.

2. The voltage regulator of claim 1 , wherein the first DC voltage source provides a voltage substantially equal to 12V.

3. The voltage regulator of claim 2 , wherein the second DC voltage source provides a voltage substantially equal to 1.8V.

4. The voltage regulator of claim 1 , wherein:

the high-side transistor is a negative-channel metal oxide semiconductor (nMOS) transistor;

the low-side transistor is an nMOS transistor; and

a negative voltage reference terminal of the high-side driver circuit is connected within the voltage regulator to the intermediate terminal.

5. A voltage regulator having an input terminal and an output terminal, the voltage regulator comprising:

a high-side transistor between the input terminal and an intermediate terminal, the high-side transistor connected to a high-side driver circuit

a low-side transistor between the intermediate terminal and ground, the low side transistor connected to a low-side driver circuit that includes a capacitor and an inverter; and

a controller connected to the high-side and low-side driver circuits to alternately couple the intermediate terminal to the input terminal and ground,

wherein the inverter includes a positive voltage terminal configured to be connected to a first direct current (DC) voltage source, and a negative voltage reference terminal configured to be connected to a second, different DC voltage source having a higher electrical potential than ground, and

wherein a low-side threshold voltage to turn on the low-side transistor is less than a difference between respective output voltages of the first and second DC voltage sources.

6. The voltage regulator of claim 5 , wherein the low-side threshold voltage is greater than the output voltage of the second DC voltage source.

7. The voltage regulator of claim 6 , wherein the low-side threshold voltage is such that a difference between the low-side threshold voltage and the output voltage of the second DC voltage source is substantially equal to a high-side threshold voltage for turning on the high-side transistor.

8. The voltage regulator of claim 5 , wherein the low-side threshold voltage is between 2.3V and 4V.

9. A voltage regulator having an input terminal and an output terminal, the voltage regulator comprising:

a high-side transistor between the input terminal and an intermediate terminal, the high-side transistor connected to a high-side driver circuit;

a low-side transistor between the intermediate terminal and ground, the low side transistor connected to a low-side driver circuit that includes a capacitor and an inverter; and

a controller connected to the high-side and low-side driver circuits to alternately couple the intermediate terminal to the input terminal and ground,

wherein the inverter includes a positive voltage terminal configured to be connected to a first direct current (DC) voltage source, and a negative voltage reference terminal configured to be connected to a second, different DC voltage source having a higher electrical potential than ground, and

wherein the capacitor is connected between an internal ground of the voltage regulator and the drain of an isolation transistor.

10. The voltage regulator of claim 9 , wherein the low-side transistor is a negative-channel metal oxide semiconductor (nMOS) transistor and the isolation transistor is a positive-channel metal oxide semiconductor (pMOS) transistor.

11. The voltage regulator of claim 9 , wherein the low-side transistor is a positive-channel metal oxide semiconductor (pMOS) transistor and the isolation transistor is a negative-channel metal oxide semiconductor (nMOS) transistor.

12. The voltage regulator of claim 9 , wherein the source of the isolation transistor is connected to the high-side driver circuit.

13. The voltage regulator of claim 9 , wherein the isolation transistor is controlled by the controller through a second inverter connected to the gate of the isolation transistor.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 28, 2015
From: CHIANG, CHITEH; ZUNIGA, MARCO A.; LU, YANG
To: VOLTERRA SEMICONDUCTOR CORPORATION
Reel/Frame 036672/0516 →
CHANGE OF NAME Recorded Sep 28, 2015
From: VOLTERRA SEMICONDUCTOR CORPORATION
To: VOLTERRA SEMICONDUCTOR LLC
Reel/Frame 036699/0917 →
Continuity (2)
Continuation 13830535 · Mar 14, 2013
Related Publication 20160020698A1 · Jan 21, 2016