IP Library Granted Patent US 9,870,923
Granted Patent B2
US 9,870,923 · App. 15/246,595 · Granted Jan 16, 2018

Semiconductor device and method of manufacturing the semiconductor device

Inventor: Toshiyuki Matsui (Matsumoto, JP)
Assignee: FUJI ELECTRIC CO., LTD.
H01L21/221H01L21/2253H01L21/263H01L21/2636H01L21/26506H01L21/761H01L29/063H01L29/0623H01L29/32H01L29/401H01L29/404H01L29/66136H01L29/8611H01L29/0619H01L29/1602H01L29/1608H01L29/2003
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,870,923
App. No.
15/246,595
Granted
Jan 16, 2018
Kind
B2
Abstract

A semiconductor device that includes a p-type region formed selectively along one principle surfaces of an n-type drift layer and having a resistance that is lower than that of the drift layer, and in which, when a depth R at which a vacancy-oxygen complex defect region is provided in the drift layer with a thickness t from a surface of a pn junction being a boundary of the p-type region in a thickness direction of the drift layer from a back surface of a semiconductor substrate, resistivity of the drift layer is ρ, and width W of a depletion layer extending in the drift layer from the pn junction with a reverse bias voltage V to the pn junction is represented as W=0.54×√/(ρ×V), the vacancy-oxygen complex defect region is provided at the depth R represented by 0<R≦t−W.

Claims (8)

1. A method of manufacturing a semiconductor device including a semiconductor substrate of a first conductivity-type; a drift layer of the first conductivity-type formed on a first principal surface side of the semiconductor substrate; an anode layer of a second conductivity-type formed selectively along the drift layer and having a resistance that is lower than that of the drift layer; a cathode layer of the first conductivity-type formed on a surface layer of a second principal surface of the semiconductor substrate and contacting the drift layer; and a vacancy-oxygen complex defect region formed of complex defects of vacancies and oxygen, where the vacancy-oxygen complex defect region has a depth R in a direction from a boundary surface between the cathode layer and the drift layer toward a first principal surface of the semiconductor substrate, and the vacancy-oxygen complex defect region is provided at the depth R represented by 0<R≦t−W where resistivity of the semiconductor substrate is ρ, thickness from a pn junction between the anode layer and the drift layer to the cathode layer is t, and width of a depletion layer extending in the drift layer from the pn junction with a reverse bias voltage V applied to the pn junction is W and represented by 0.54×√(ρ×V), the method comprising:

forming the vacancy-oxygen complex defect region by:

locally forming a high-concentration oxygen region comprising oxygen having a high-concentration, at a predetermined position, by ion implantation of oxygen; and

subsequently shortening carrier lifetime by electron beam irradiation.

2. A method of manufacturing a semiconductor device including a semiconductor substrate of a first conductivity-type; a drift layer of the first conductivity-type formed on a first principal surface of the semiconductor substrate; an anode layer of a second conductivity-type formed selectively along the drift layer and having a resistance that is lower than that of the drift layer; a cathode layer of the first conductivity-type formed on a surface layer of a second principal surface of the semiconductor substrate and contacting the drift layer; and a vacancy-oxygen complex defect region formed of complex defects of vacancies and oxygen, where the vacancy-oxygen complex defect region has a depth R in a direction from a boundary surface between the cathode layer and the drift layer toward a first principal surface of the semiconductor substrate, and the vacancy-oxygen complex defect region is provided at the depth R represented by 0<R≦t−W, where resistivity of the semiconductor substrate is ρ, thickness from a pn junction between the anode layer and the drift layer to the cathode layer is t, and width of a depletion layer extending in the drift layer from the pn junction with a reverse bias voltage V applied to the pn junction is W and represented by 0.54×√(ρ×V), the method comprising:

forming the vacancy-oxygen complex defect region by:

locally forming a high-concentration oxygen region comprising oxygen having a high-concentration, at a predetermined position, by ion implantation of oxygen; and

subsequently shortening carrier lifetime by heavy metal diffusion.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 25, 2016
From: MATSUI, TOSHIYUKI
To: FUJI ELECTRIC CO., LTD.
Reel/Frame 039535/0912 →
Priority Claims (1)
JP 2014-180373 · Sep 4, 2014 · national
Continuity (2)
Continuation PCTJP2015072917 · Aug 13, 2015
Related Publication 20160365250A1 · Dec 15, 2016