IP Library Granted Patent US 9,876,097
Granted Patent B2
US 9,876,097 · App. 15/181,946 · Granted Jan 23, 2018

Selectively formed gate sidewall spacer

Inventors: Kangguo Cheng (Schenectady, NY); Xin Miao (Guilderland, NY); Wenyu Xu (Albany, NY); Chen Zhang (Guilderland, NY)
Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
H01L29/66795H01L21/0217H01L21/0228H01L21/02312H01L21/28132H01L29/401H01L29/4966H01L29/785
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,876,097
App. No.
15/181,946
Granted
Jan 23, 2018
Kind
B2
Abstract

A method for forming a semiconductor device comprises forming a fin on a substrate and forming a sacrificial gate over a channel region of the fin. A hydrogen terminated surface is formed on sidewalls of the sacrificial gate, and a spacer is deposited on the hydrogen terminated surface of the sacrificial gate. An insulator layer is formed over portions of the fin. The sacrificial gate is removed to expose the channel region of the fin, and a gate stack is formed over the channel region of the fin.

Claims (39)

1. A method for forming a semiconductor device, the method comprising:

forming a fin on a substrate;

forming a sacrificial gate over a channel region of the fin;

forming a hydrogen terminated surface on sidewalls of the sacrificial gate;

depositing a spacer on the hydrogen terminated surface of the sacrificial gate;

forming an insulator layer over portions of the fin;

removing the sacrificial gate to expose the channel region of the fin; and

forming a gate stack over the channel region of the fin.

2. The method of claim 1 , wherein the sacrificial gate is formed by:

depositing a sacrificial gate material over the fin and the substrate;

depositing a hardmask on the sacrificial gate material; and

patterning and removing portions of the hardmask and the sacrificial gate material to form the sacrificial gate.

3. The method of claim 2 , wherein the hardmask has a width that is greater than a width of the sacrificial gate.

4. The method of claim 1 , wherein the hydrogen terminated surface is formed by annealing the sacrificial gate in a hydrogen environment.

5. The method of claim 1 , wherein the fin includes a semiconductor material.

6. The method of claim 1 , wherein the sacrificial gate includes a silicon material.

7. The method of claim 1 , further comprising forming an oxide layer over the fin prior to forming the sacrificial gate.

8. The method of claim 1 , further comprising removing an oxide layer from the channel region of the fin prior to forming the gate stack over the channel region of the fin.

9. The method of claim 1 , wherein the spacer includes a nitride material.

10. The method of claim 1 , wherein the spacer is deposited by an atomic layer deposition process.

11. The method of claim 1 , wherein the sacrificial gate includes a polysilicon material.

12. The method of claim 1 , wherein the sacrificial gate includes an amorphous silicon material.

13. The method of claim 1 , further comprising forming a source/drain region over the fin prior to forming the insulator layer over portions of the fin.

14. A method for forming a semiconductor device, the method comprising:

forming a fin on an insulator layer;

forming an oxide layer over the fin;

depositing a layer of polysilicon over the fin and the insulator layer;

forming a hardmask on the layer of polysilicon;

removing portions of the hardmask and the layer of polysilicon to form a sacrificial gate with a hardmask arranged on the sacrificial gate;

forming a hydrogen terminated surface on sidewalls of the sacrificial gate;

depositing a spacer on the hydrogen terminated surface of the sacrificial gate;

depositing an insulator material over exposed portions of the fin and the insulator layer;

removing the hardmask and the sacrificial gate to expose a channel region of the fin; and

forming a gate stack over the channel region of the fin.

15. The method of claim 14 , wherein the hardmask has a width that is greater than a width of the sacrificial gate.

16. The method of claim 14 , wherein the hydrogen terminated surface is formed by annealing the sacrificial gate in a hydrogen environment.

17. The method of claim 14 , further comprising forming an oxide layer over the fin prior to forming the sacrificial gate.

18. The method of claim 14 , further comprising removing the oxide layer from the channel region of the fin prior to forming the gate stack over the channel region of the fin.

19. The method of claim 14 , wherein the spacer is deposited by an atomic layer deposition process.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 14, 2016
From: CHENG, KANGGUO; MIAO, XIN; XU, WENYU; ZHANG, CHEN
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 038910/0641 →
Continuity (1)
Related Publication 20170358664A1 · Dec 14, 2017