IP Library › Granted Patent US 9,888,601
Granted Patent B2
US 9,888,601 · App. 14/161,246 · Granted Feb 6, 2018

Semiconductor module arrangement and method for producing a semiconductor module arrangement

Inventors: Patrick Jones (Soest, DE); Christoph Koch (Salzkotten, DE); Michael Sielaff (Erwitte, DE)
Assignee: Infineon Technologies AG
H05K7/02H05K7/1432H05K7/209H05K7/20409H01L2924/0002Y10T29/41
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,888,601
App. No.
14/161,246
Granted
Feb 6, 2018
Kind
B2
Abstract

A semiconductor module arrangement is provided having a first subassembly, a second subassembly and a third subassembly. The third subassembly has a quantity of adjustment pins which are fixedly connected to one another. The first subassembly has a number N1 of first adjustment openings, and the second subassembly has a number N2 of second adjustment openings. Each of the adjustment pins engages into a different one of the first adjustment openings and/or into one of the second adjustment openings. A corresponding method of producing the semiconductor module arrangement is also provided.

Claims (41)

1. A semiconductor module arrangement, comprising:

a first subassembly having a number N1 of first adjustment openings;

a second subassembly having a number N2 of second adjustment openings; and

a third subassembly having a plurality of adjustment pins which are fixedly connected to one another,

wherein a first set of the plurality of adjustment pins extend beyond a top surface of the third assembly,

wherein a second set of the plurality of adjustment pins extend beyond a bottom surface of the third assembly,

wherein each pin of the first set of the plurality of adjustment pins is vertically aligned with a corresponding pin of the second set of the plurality of adjustment pins to form a pair of vertically aligned adjustment pins,

wherein each of the first set of the plurality of adjustment pins engages into one of the first adjustment openings,

wherein each of the second set of the plurality of adjustment pins engages into one of the second adjustment openings,

wherein the plurality of adjustment pins constitutes an integral constituent part of the third subassembly prior to the subassemblies being connected to one another.

2. The semiconductor module arrangement of claim 1 , wherein:

the third subassembly has a number N1≧1 of the first set of the plurality of adjustment pins;

the first subassembly has a number N1 of first adjustment openings into which in each case a different one of the first set of the plurality of adjustment pins engages;

the third subassembly has a number N2≧1 of the second set of the plurality of adjustment pins;

the second subassembly has a number N2 of second adjustment openings into which in each case a different one of the second set of the plurality of adjustment pins engages; and

the totality of the N1 first set of the plurality of adjustment pins and the N2 second set of the plurality of adjustment pins forms the quantity of adjustment pins which are fixedly connected to one another.

3. The semiconductor module arrangement of claim 1 , wherein the first subassembly, the second subassembly and the third subassembly are in each case a different one of the following subassemblies I to V:

(I) a base plate;

(II) a housing;

(III) a housing cover;

(IV) a heat sink; and

(V) a printed circuit board.

4. The semiconductor module arrangement of claim 3 , wherein the base plate is cohesively connected to a circuit mount which is cohesively connected to a semiconductor chip, and wherein the semiconductor chip is arranged on a face of the circuit mount which is averted from the base plate.

5. The semiconductor module arrangement of claim 1 , wherein the third subassembly is integrally formed and is composed of a uniform, homogeneous material.

6. The semiconductor module arrangement of claim 5 , wherein the uniform, homogeneous material is a metal or a plastic or a molding compound.

7. The semiconductor module arrangement of claim 2 , wherein:

the third subassembly has a main body;

the first set of the plurality of adjustment pins extend away from the main body in a first direction; and

the second set of the plurality of adjustment pins extend away from the main body in a second direction opposite to the first direction.

8. The semiconductor module arrangement of claim 7 , wherein the main body is an annular plastic frame of a housing in which a semiconductor chip is arranged.

9. The semiconductor module arrangement of claim 1 , wherein:

the first subassembly is a base plate cohesively connected to a circuit mount;

the circuit mount is cohesively connected to a semiconductor chip which is arranged on a face of the circuit mount which is averted from the base plate; and

the second subassembly is a printed circuit board.

10. The semiconductor module arrangement of claim 8 , further comprising:

a heat sink having a number N1 of further adjustment openings into which in each case a different one of the adjustment pins engages.

11. The semiconductor module arrangement of claim 2 , wherein:

one, several or each of the N1 first set of the plurality of adjustment pins is a blade pin; and/or

one, several or each of the N2 second set of the plurality of adjustment pins is a blade pin.

12. The semiconductor module arrangement of claim 1 , wherein all of the adjustment pins are devoid of a thread.

13. The semiconductor module arrangement of claim 1 , wherein the plurality of adjustment pins is plastic molded to a sidewall of the third subassembly.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 4, 2014
From: JONES, PATRICK; KOCH, CHRISTOPH; SIELAFF, MICHAEL
To: INFINEON TECHNOLOGIES AG
Reel/Frame 032600/0404 →
Priority Claims (1)
DE 10 2013 100 701 · Jan 24, 2013 · national
Continuity (1)
Related Publication 20140204536A1 · Jul 24, 2014