IP Library Granted Patent US 9,893,628
Granted Patent B2
US 9,893,628 · App. 15/064,395 · Granted Feb 13, 2018

AC-DC power converters with improved voltage output level transitions

Inventors: Zaohong Yang (Plano, TX); Behzad Mohtashemi (Cupertino, CA)
Assignee: Apple Inc.
H02M3/33507H02M3/33592H02M3/33576H02M2001/0067H02M2001/0074H02M2001/0077
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,893,628
App. No.
15/064,395
Filed
Mar 8, 2016
Granted
Feb 13, 2018
Kind
B2
Art Unit
2838
USPC
363/21.14
Abstract

This disclosure relates to power converters that are capable of providing smooth transitions between multiple output voltage levels. The converter's output may need to be changed from, e.g., 5V to 12V, 15V, or 20V—based on the charging device's request. By using improved power converter designs comprising both a flyback converter circuit and variable-frequency buck converter circuit that may each be selectively coupled to an output load, a more smooth, e.g., monotonous, transition between output voltage levels may be achieved. In particular, by varying the switching frequency of the buck converter in a controlled way, the output voltage of the power converter may rise monotonically during the transition between output voltage levels. According to some embodiments, once the output of the buck converter has reached its maximum value, the buck converter may be disabled, and the flyback converter may be enabled to begin supplying the output voltage to the load.

Claims (37)

1. A power conversion circuit comprising:

a first switching power converter producing a first output voltage;

a second switching power converter producing a second output voltage,

wherein the first switching power converter is coupled to a load along a first path by the second switching power converter and coupled to the load along a second path by a switch,

wherein responsive to a transition between supplying the second output voltage to the load to supplying the first output voltage to the load, the switch is opened and a switching frequency of the second switching power converter is decreased,

wherein responsive to the second output voltage reaching a first maximum voltage, the switch is closed to allow the first switching power converter to bypass the second switching power converter and supply the first output voltage to the load, and

wherein responsive to a transition between supplying the first output voltage to the load to supplying the second output voltage to the load, the switch is opened and the switching frequency of the second switching power converter is increased.

2. The power conversion circuit of claim 1 , wherein the first switching power converter comprises a flyback converter.

3. The power conversion circuit of claim 1 , wherein the second switching power converter comprises a buck converter.

4. The power conversion circuit of claim 1 , wherein the second switching power converter is coupled to the output of the first power converter via a switch.

5. The power conversion circuit of claim 1 , wherein the transition between supplying the first output voltage and supplying the second output voltage is configured to occur in response to a first type of device being disconnected from the load and a second type of device being connected to the load.

6. The power conversion circuit of claim 5 , wherein the transition between supplying the second output voltage and supplying the first output voltage is configured to occur in response to the second type of device being disconnected from the load and the first type of device being connected to the load.

7. A power conversion circuit comprising:

a flyback converter configured to produce a first output voltage; and

a buck converter configured to produce a second output voltage lower than the first output voltage,

wherein the flyback converter is coupled to a load along a first path by the buck converter and is coupled to the load along a second path by a switch,

wherein responsive to a transition between supplying the second output voltage to the load and supplying the first output voltage to the load, the switch is configured to open and a switching frequency of the second switching power converter is decreased,

wherein responsive to the second output voltage reaching a first maximum voltage, the switch is configured to close to allow the first switching power converter to bypass the second switching power converter and supply the first output voltage to the load, and

wherein responsive to a transition between supplying the first output voltage to the load and supplying the second output voltage to the load, the switch is configured to open and the switching frequency of the second switching power converter is increased.

8. The power conversion circuit of claim 7 , wherein the first output voltage is 12V.

9. The power conversion circuit of claim 7 , wherein the second output voltage is 5V.

10. The power conversion circuit of claim 7 , wherein the buck converter comprises a synchronous buck converter.

11. The power conversion circuit of claim 10 , wherein the synchronous buck converter comprises a plurality of MOSFETs.

12. The power conversion circuit of claim 7 , wherein the switching device in the buck converter achieves a maximum duty cycle during the transition between the first output voltage and the second output voltage.

13. The power conversion circuit of claim 7 , wherein the switching frequency of the second switching power converter is adjusted by using a variable-frequency oscillator.

14. The power conversion circuit of claim 7 , wherein the transition between the first and second output voltages is monotonic.

15. A method to improve voltage transitions in a power conversion circuit comprising a flyback converter for producing a first output voltage at an output, and a buck converter for producing a second output voltage lower than the first output voltage at the output, wherein the flyback converter is coupled to a load along a first path by the buck converter, and wherein the flyback converter is coupled to the load along a second path by a switch, the method comprising:

opening the switch to allow the buck converter to supply the second output voltage to the load;

decreasing a switching frequency of a switching device in the buck converter to cause the buck converter to transition between supplying the second output voltage to the load and supplying a first maximum buck converter voltage to the load;

closing the switch to allow the flyback converter to bypass the buck converter and supply the first output voltage to the load;

opening the switch to allow the buck converter to supply the second output voltage to the load; and

increasing the switching frequency of the switching device in the buck converter to cause the buck converter to transition between supplying the first maximum buck converter voltage to the load and supplying the second output voltage to the load.

16. The method of claim 15 , wherein the first maximum buck converter voltage is greater than the second output voltage but less than the first output voltage.

17. The method of claim 15 , wherein the transition between supplying the second output voltage to the load and supplying the first maximum buck converter voltage to the load is monotonic.

18. The method of claim 15 , wherein the buck converter comprises a synchronous buck converter.

19. The method of claim 15 , wherein the switching device in the buck converter achieves a maximum duty cycle during the transition between supplying the first maximum buck converter voltage to the load and supplying the second output voltage to the load.

20. The method of claim 15 , further comprising adjusting the switching frequency of the switching device in the buck converter responsive to a first type of device being disconnected from the load and a second type of device being connected to the load.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 8, 2016
From: MOHTASHEMI, BEHZAD; YANG, ZAOHONG
To: APPLE INC.
Reel/Frame 037925/0594 →
Continuity (2)
Provisional Application 62248849 · Oct 30, 2015
Related Publication 20170126133A1 · May 4, 2017