IP Library Granted Patent US 9,905,563
Granted Patent B2
US 9,905,563 · App. 15/380,642 · Granted Feb 27, 2018

Semiconductor device

Inventors: Takahiro Ohori (Osaka, JP); Chikashi Hayashi (Osaka, JP); Manabu Yanagihara (Osaka, JP)
Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
H01L27/095H01L27/0629H01L27/098H01L29/2003H01L29/205H01L29/42316H01L29/778
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,905,563
App. No.
15/380,642
Granted
Feb 27, 2018
Kind
B2
Abstract

A semiconductor device includes: a first semiconductor layer stacked body including a compound semiconductor; a first field-effect transistor element including a first drain electrode, a first source electrode, and a first gate electrode that are provided on the first semiconductor layer stacked body; a second semiconductor layer stacked body including a compound semiconductor; and a second field-effect transistor element including a second drain electrode, a second source electrode, and a second gate electrode that are provided on the second semiconductor layer stacked body. The second gate electrode forms a Schottky junction or a p-n junction with the second semiconductor layer stacked body, the second drain electrode is connected to the first drain electrode, the second source electrode is connected to the first gate electrode, and the second gate electrode is connected to the first source electrode.

Claims (28)

1. A semiconductor device, comprising:

a first semiconductor layer stacked body including a compound semiconductor;

a first field-effect transistor element including a first drain electrode, a first source electrode, and a first gate electrode that are provided on the first semiconductor layer stacked body;

a second semiconductor layer stacked body including a compound semiconductor; and

a second field-effect transistor element including a second drain electrode, a second source electrode, and a second gate electrode that are provided on the second semiconductor layer stacked body, the second field-effect transistor element serving as a protection element for the first field-effect transistor element,

wherein the first field-effect transistor element includes a first channel layer and a first barrier layer provided on the first channel layer,

the second field-effect transistor element includes a second channel layer and a second barrier layer provided on the second channel layer,

the second gate electrode forms either one of a Schottky junction and a p-n junction with the second semiconductor layer stacked body,

the second drain electrode is electrically connected to the first drain electrode,

the second source electrode is electrically connected to the first gate electrode, and

the second gate electrode is electrically connected to the first source electrode.

2. The semiconductor device according to claim 1 , further comprising

a first voltage drop element provided in an electric current path from the first source electrode to the second gate electrode.

3. The semiconductor device according to claim 1 , further comprising

a second voltage drop element provided in an electric current path from the second source electrode to the first gate electrode.

4. The semiconductor device according to claim 2 ,

wherein the first voltage drop element is a diode.

5. The semiconductor device according to claim 3 ,

wherein the second voltage drop element is a diode.

6. The semiconductor device according to claim 1 ,

wherein the second gate electrode has a gate length greater than a gate length of the first gate electrode.

7. The semiconductor device according to claim 1 ,

wherein the second gate electrode is provided on a second gate recess that is a depression formed in the second barrier layer.

8. The semiconductor device according to claim 7 ,

wherein the first gate electrode is provided on a first gate recess that is a depression formed in the first barrier layer, and

the second gate recess has a gate-lengthwise width less than a gate-lengthwise width of the first gate recess.

9. The semiconductor device according to claim 7 ,

wherein a center of the second gate recess is located closer to the second drain electrode than a center of the second gate electrode is as viewed gate-lengthwise.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 23, 2017
From: OHORI, TAKAHIRO; HAYASHI, CHIKASHI; YANAGIHARA, MANABU
To: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
Reel/Frame 041689/0705 →
Priority Claims (1)
JP 2014-124010 · Jun 17, 2014 · national
Continuity (2)
Continuation PCTJP2015002894 · Jun 10, 2015
Related Publication 20170098649A1 · Apr 6, 2017