IP Library Granted Patent US 9,922,903
Granted Patent B2
US 9,922,903 · App. 15/283,118 · Granted Mar 20, 2018

Interconnect structure for package-on-package devices and a method of fabricating

Inventors: Jui-Pin Hung (Hsin-Chu, TW); Jing-Cheng Lin (Hsin-Chu, TW); Po-Hao Tsai (Zhongli, TW); Yi-Jou Lin (Hsin-Chu, TW); Shuo-Mao Chen (New Taipei, TW); Chiung-Han Yeh (Tainan, TW); Der-Chyang Yeh (Hsin-Chu, TW)
Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
H01L23/481H01L21/486H01L21/4853H01L21/561H01L21/563H01L21/565H01L21/76843H01L21/82H01L23/28H01L23/3128H01L23/49838H01L23/528H01L23/5384H01L23/5386H01L23/5389H01L24/11H01L24/19H01L24/81H01L24/97H01L25/0657H01L25/105H01L25/18H01L25/50H01L21/56H01L21/568H01L23/49816H01L24/73H01L2224/0401H01L2224/04105H01L2224/12105H01L2224/32145H01L2224/32225H01L2224/48091H01L2224/48227H01L2224/73265H01L2224/73267H01L2224/92244H01L2224/97H01L2225/0651H01L2225/0652H01L2225/06541H01L2225/06548H01L2225/06568H01L2225/1035H01L2225/1058H01L2924/12042H01L2924/181
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,922,903
App. No.
15/283,118
Granted
Mar 20, 2018
Kind
B2
Abstract

An interconnect structure and a method of forming an interconnect structure are provided. The interconnect structure is formed over a carrier substrate, upon which a die may also be attached. Upon removal of the carrier substrate and singulation, a first package is formed. A second package may be attached to the first package, wherein the second package may be electrically coupled to through vias formed in the first package.

Claims (42)

1. A semiconductor device comprising:

a first package comprising:

an integrated circuit die, the integrated circuit die having an active side and a backside, the active side having electrical contacts;

a protective layer over a backside of the integrated circuit die, the protective layer having a distal surface facing away from the integrated circuit die;

a molding compound adjacent sidewalls of the integrated circuit die and the protective layer; and

through vias extending through the molding compound, a surface of the through vias being level with the distal surface of the protective layer.

2. The semiconductor device of claim 1 , wherein the protective layer is attached to the integrated circuit die using an adhesive.

3. The semiconductor device of claim 1 , further comprising a second package mounted over the first package, the second package being electrically coupled to the through vias.

4. The semiconductor device of claim 3 , wherein the first package is electrically coupled to the second package using solder joints directly coupled to the through vias.

5. The semiconductor device of claim 1 , wherein the surface of the protective layer is level with a surface of the molding compound.

6. The semiconductor device of claim 1 , further comprising one or more redistribution layers (RDLs) adjacent the molding compound and the active side of the integrated circuit die.

7. The method of claim 1 , wherein the protective layer extends along opposing sidewalls of the through vias.

8. A method of forming a semiconductor device, the method comprising:

forming a protective layer on a backside of a die using a first adhesive, the protective layer having lateral edges aligned with lateral edges of the die;

attaching the protective layer to a carrier substrate using a second adhesive;

forming a molding compound along sidewalls of the die; and

forming one or more redistribution layers over an active side of the die, the one or more redistribution layers extending over the molding compound.

9. The method of claim 8 , further comprising:

prior to forming the molding compound, forming through vias on the carrier substrate.

10. The method of claim 9 , wherein the molding compound extends along entire sidewalls of the through vias.

11. The method of claim 9 , wherein a surface of the through via is level with a surface of the protective layer.

12. The method of claim 9 , wherein the through vias comprise a seed layer.

13. The method of claim 9 , further comprising attaching a package to the through vias, wherein the protective layer is interposed between the package and the die.

14. The method of claim 8 , wherein the protective layer comprises a polybenzoxazole (PBO) or a polyimde.

15. The method of claim 8 , wherein the protective layer has a thickness from 1 μm to 40 μm.

16. A method of forming a semiconductor device, the method comprising:

forming a protective layer over a carrier substrate;

forming a seed layer on the protective layer;

forming a patterned mask over the seed layer, the patterned mask having openings;

forming through vias in the openings;

removing the patterned mask and exposed portions of the seed layer;

attaching one or more dies to the protective layer;

forming a molding compound between the through vias and the one or more dies;

electrically coupling electrical connectors to the through vias and electrical contacts on the one or more dies;

debonding the carrier substrate and exposing the protective layer; and

after the debonding, forming openings in the protective layer to expose the through vias, the protective layer remaining over the one or more dies.

17. The method of claim 16 , wherein electrically coupling electrical connectors comprises:

forming one or more redistribution layers over the molding compound and the one or more dies; and

forming external connectors on the one or more redistribution layers.

18. The method of claim 17 , wherein the external connectors comprise solder joints.

19. The method of claim 16 , wherein the protective layer is a layer of PBO.

20. The method of claim 16 , further comprising, after the forming the molding compound, thinning the molding compound to expose electrical contacts on the one or more dies.

Continuity (3)
Continuation 14720154 · May 22, 2015
Continuation 13787547 · Mar 6, 2013
Related Publication 20170025397A1 · Jan 26, 2017