IP Library Granted Patent US 9,924,080
Granted Patent B2
US 9,924,080 · App. 14/908,290 · Granted Mar 20, 2018

Conversion apparatus, imaging apparatus, electronic apparatus, and conversion method

Inventor: Keiji Mabuchi (Kanagawa, JP)
Assignee: Sony Corporation
H04N5/2253H03M1/144H04N5/378H04N5/3765H04N5/37457H03M1/123H03M1/56
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,924,080
App. No.
14/908,290
Granted
Mar 20, 2018
Kind
B2
Abstract

The present technology relates to a conversion apparatus, an imaging apparatus, an electronic apparatus, and a conversion method that are capable of reducing the scale of a circuit. The conversion apparatus includes: a comparison unit that compares an input voltage of an input signal and a ramp voltage of a ramp signal that varies with time; and a storage unit that holds a code value when a comparison result from the comparison unit is inverted, the holding of the code value by the storage unit being repeated a plurality of times, to generate a digital signal having a predetermined bit number. The predetermined bit number is divided into high-order bits and low-order bits, the low-order bits are acquired earlier than the high-order bits, and the acquired low-order bits and the high-order bits are combined with each other, to generate the digital signal having the predetermined bit number. The present technology can be applied to a portion of an image sensor, in which AD conversion is performed.

Claims (37)

1. A conversion apparatus, comprising:

a comparison unit that compares an input voltage of an input signal and a ramp voltage of a ramp signal that varies with time, and

a storage unit that holds a code value when a comparison result from the comparison unit is inverted,

wherein the holding of the code value by the storage unit is repeated a plurality of times, to generate a digital signal having a predetermined bit number,

wherein the predetermined bit number is divided into high-order bits and low-order bits, the low-order bits are acquired earlier than the high-order bits, and the acquired low-order bits and the high-order bits are combined with each other, to generate the digital signal having the predetermined bit number, and

wherein the digital signal is corrected by a value of a bit that is one-order lower than a shared bit.

2. A conversion apparatus, comprising:

a comparison unit that compares an input voltage of an input signal and a ramp voltage of a ramp signal that varies with time; and

a storage unit that holds a code value when a comparison result from the comparison unit is inverted,

wherein the holding of the code value by the storage unit is repeated a plurality of times, to generate a digital signal having a predetermined bit number,

wherein the predetermined bit number is divided into high-order bits and low-order bits, the low-order bits are acquired earlier than the high-order bits, and the acquired low-order bits and the high-order bits are combined with each other, to generate the digital signal having the predetermined bit number, and

wherein the ramp signal for acquiring the low-order bits and the ramp signal for acquiring the high-order bits have different cycles.

3. The conversion apparatus according to claim 2 , wherein the low-order bits are Gray codes.

4. The conversion apparatus according to claim 2 , wherein at least one bit of the low-order bits and the high-order bits is shared.

5. The conversion apparatus according to claim 2 , wherein the input signal is a signal output from a pixel and provided by each pixel.

6. An imaging apparatus, comprising:

an upper substrate and a lower substrate that are laminated on each other,

the upper substrate including thereon pixels and a comparison unit that compares a voltage of a signal from the pixels and a ramp voltage of a ramp signal that varies with time,

the lower substrate including thereon a storage unit that holds a code value when a comparison result from the comparison unit is inverted,

wherein the holding of the code value by the storage unit is repeated a plurality of times, to generate a digital signal having a predetermined bit number,

wherein the predetermined bit number is divided into high-order bits and low-order bits, and the low-order bits are acquired earlier than the high-order bits, and

wherein a signal of a reference level and a signal of a signal level are acquired in an order of low-order bits of the reference level of the pixels, high-order bits of the reference level of the pixels, low-order bits of the signal level of the pixels, and high-order bits of the signal level of the pixels, and one of the signals is subtracted from the other signal, to generate a digital signal representing a charge amount accumulated in the pixels.

7. The imaging apparatus according to claim 6 , wherein the ramp voltage when the signal of the reference level is acquired and the ramp voltage when the signal level is acquired are different from each other.

8. The imaging apparatus according to claim 6 , wherein a change in voltage of the ramp signal when a signal on a high-intensity side of the signal level is acquired is sharper than a change in voltage of the ramp signal when a signal on a low-intensity side is acquired, or a speed at which the code value is supplied to the storage unit when the signal on the high-intensity side of the signal level is acquired is slower than a speed at which the code value is supplied to the storage unit when the signal on the low-intensity side is acquired.

9. The imaging apparatus according to claim 8 , wherein the signal on the high-intensity side is corrected based on a difference between a signal acquired at a time point at which the change in voltage of the ramp signal is made sharp or a time point at which the speed for supply of the code value is changed, and the reference level.

10. An electronic apparatus, comprising:

an imaging apparatus including:

an upper substrate and a lower substrate, the upper substrate including thereon pixels and a comparison unit that compares a voltage of a signal from the pixels and a ramp voltage of a ramp signal that varies with time, the lower substrate including thereon a storage unit that holds a code value when a comparison result from the comparison unit is inverted, the holding of the code value by the storage unit being repeated a plurality of times, to generate a digital signal having a predetermined bit number,

wherein the predetermined bit number is divided into high-order bits and low-order bits, the low-order bits are acquired earlier than the high-order bits, and the acquired low-order bits and the high-order bits are combined with each other, to generate the digital signal having the predetermined bit number, and

wherein the ramp signal for acquiring the low-order bits and the ramp signal for acquiring the high-order bits have different cycles; and

a signal processing unit that performs signal processing on an image signal output from the semiconductor apparatus.

11. A conversion method for a conversion apparatus including:

comparing an input voltage of an input signal and a ramp voltage of a ramp signal that varies with time;

storing a code value when a comparison result from the comparison unit is inverted; and

generating a digital signal having a predetermined bit number by repeating the holding of the code value by the storage unit a plurality of times,

wherein the predetermined bit number is divided into high-order bits and low-order bits, the low-order bits are acquired earlier than the high-order bits, and the acquired low-order bits and the high-order bits are combined with each other, to generate the digital signal having the predetermined bit number, and

wherein the ramp signal for acquiring the low-order bits and the ramp signal for acquiring the high-order bits have different cycles.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 19, 2016
From: MABUCHI, KEIJI
To: SONY CORPORATION
Reel/Frame 038760/0505 →
Priority Claims (1)
JP 2013-162209 · Aug 5, 2013 · national
Continuity (1)
Related Publication 20160182781A1 · Jun 23, 2016