IP Library › Granted Patent US 9,929,092
Granted Patent B2
US 9,929,092 · App. 15/349,168 · Granted Mar 27, 2018

Treating copper interconnects

Inventors: Conal E. Murray (Yorktown Heights, NY); Chih-Chao Yang (Glenmont, NY)
Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
H01L23/528H01L21/76802H01L21/76877H01L21/76888H01L21/76889H01L23/5226H01L23/5329H01L23/53214H01L23/53228H01L23/53238H01L23/53257H01L23/53266H01L23/53295
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,929,092
App. No.
15/349,168
Granted
Mar 27, 2018
Kind
B2
Abstract

Techniques relate to treating metallic interconnects of semiconductors. A metallic interconnect is formed in a layer. A metallic cap is disposed on top of the metallic interconnect. Any metallic residue, formed during the disposing of the metallic cap, is converted into insulating material.

Claims (22)

1. A semiconductor device having metallic interconnects, the semiconductor device comprising:

a metallic interconnect formed in a layer;

a metallic cap disposed on top of the metallic interconnect; and

insulating material formed at one or more locations on the layer, wherein the insulating material includes metallic residue that has been treated;

wherein the insulating material is selected from a group consisting of a silicide that is not conductive and a silicate that is not conductive.

2. The semiconductor device of claim 1 , wherein the insulating material is formed of a surface of the metallic residue.

3. The semiconductor device of claim 1 , wherein the insulating material is formed of an entirety of the metallic residue.

4. The semiconductor device of claim 1 , wherein the insulating material is formed of a surface of first ones of the metallic residue.

5. The semiconductor device of claim 4 , wherein the insulating material is formed of an entirety of second ones of the metallic residue.

6. The semiconductor device of claim 1 , wherein an outer lining of the metallic cap includes the insulating material.

7. The semiconductor device of claim 6 , wherein a conductive via is formed through the outer lining of the metallic cap to reach conductive material of the metallic cap.

8. The semiconductor device of claim 1 , wherein the insulating material includes an oxide.

9. The semiconductor device of claim 1 , wherein the layer is a dielectric.

10. The semiconductor device of claim 9 , wherein the layer has a dielectric constant less than 2.5.

11. The semiconductor device of claim 9 , wherein the layer has a dielectric constant of about 1.

12. The semiconductor device of claim 1 , wherein a barrier layer separates the metallic interconnect from the layer.

13. The semiconductor device of claim 12 , wherein the barrier layer is selected from the group consisting of Ta, Ti, Co, W, Ru, and combinations thereof.

14. The semiconductor device of claim 1 , wherein the metallic interconnect is selected from the group consisting of Cu, W, Al, Co, Ru, and combinations thereof.

15. The semiconductor device of claim 1 , wherein the metallic cap is selected from the group consisting of Co, Ru, and Mn.

16. The semiconductor device of claim 1 , wherein the metallic cap includes a first material and a second material; and

wherein the first material is Co and the second material is selected from the group consisting of W, P, and B.

17. The semiconductor device of claim 1 , wherein the metallic cap has a thickness ranging from 5 to 10 nanometers.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 11, 2016
From: MURRAY, CONAL E.; YANG, CHIH-CHAO
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 040288/0813 →
Continuity (2)
Division 15090017 · Apr 4, 2016
Related Publication 20170287830A1 · Oct 5, 2017