IP Library Granted Patent US 9,934,854
Granted Patent B2
US 9,934,854 · App. 15/500,074 · Granted Apr 3, 2018

Memory controllers comparing a difference between measured voltages with a reference voltage difference

Inventors: Yoocharn Jeon (Palo Alto, CA); James S. Ignowski (Fort Collins, CO)
Assignee: Hewlett Packard Enterprise Development LP
G11C13/004G11C13/0007G11C13/0023G11C2013/0045G11C2013/0054
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,934,854
App. No.
15/500,074
Granted
Apr 3, 2018
Kind
B2
Abstract

A memory controller includes a voltage driver and a voltage comparator. The voltage driver applies a variable voltage to a selected line of a crossbar array to determine a first measured voltage that drives a first read current through a selected memory cell of the crossbar array. The voltage driver applies the variable voltage to the selected line to determine a second measured voltage that drives a second read current through the selected memory cell. The voltage comparator then determines a voltage difference between the first measured voltage and the second measured voltage and to compare the voltage difference with a reference voltage difference to determine a state of the selected memory cell. The crossbar array comprises a plurality of row lines, a plurality of column lines, and a plurality of memory cells. Each memory cell is coupled between a unique combination of one row line and one column line.

Claims (31)

1. A memory controller, comprising:

a voltage driver to:

apply a variable voltage to a selected line of a crossbar array to determine a first measured voltage that drives a first read current through a selected memory cell of the crossbar array, wherein the crossbar array comprises a plurality of row lines, a plurality of column lines, and a plurality of memory cells, wherein each memory cell is coupled between a unique combination of one row line and one column line; and

apply the variable voltage to the selected line to determine a second measured voltage that drives a second read current through the selected memory cell; and

a voltage comparator to determine a voltage difference between the first measured voltage and the second measured voltage and to compare the voltage difference with a reference voltage difference to determine a state of the selected memory cell.

2. The memory controller of claim 1 , wherein each memory cell comprises a non-linear memristor, wherein each non-linear memristor exhibits non-linear current-voltage behavior in a voltage range of interest.

3. The memory controller of claim 1 , wherein each memory cell comprises a memristor coupled in series with a selector.

4. The memory controller of claim 3 , wherein a selector of the plurality of selectors switches from an insulating state to a conducting state when a voltage larger than a threshold voltage is applied to the selector.

5. The memory controller of claim 3 , wherein the selector exhibits non-linear current-voltage behavior in a voltage range of interest.

6. The memory controller of claim 1 , wherein the voltage driver is to drive a current through each of the unselected memory cells connected to the selected line, wherein the current is lower than the current driven through the selected memory cell during the operation of the voltage driver.

7. The memory controller of claim 6 , wherein the memory controller is to determine a sneak current.

8. The memory controller of claim 7 , wherein the sneak current is subtracted from the first read current before the determination of the first measured voltage and wherein the sneak current is subtracted from the second read current before the determination of the second measured voltage.

9. A system, comprising:

a memory crossbar array, wherein the memory crossbar array comprises a plurality of row lines, a plurality of column lines, and a plurality of memory cells, wherein each memory cell is coupled between a unique combination of one row line and one column line; and

a memory controller, wherein the memory controller comprises:

a voltage driver to apply a variable voltage to a selected line of the memory crossbar array to determine a first measured voltage that drives a first read current through a selected memory cell and to apply the variable voltage to the selected line to determine a second measured voltage that drives a second read current through the selected memory cell; and

a voltage comparator to determine a, voltage difference between the first measured voltage and the second measured voltage and to compare the voltage difference with a reference voltage difference to determine the state of the selected memory cell.

10. The system of claim 9 , wherein each memory cell comprises a non-linear memristor, wherein each non-linear memristor exhibits non-linear current-voltage behavior in a voltage range of interest.

11. The system of claim 9 , wherein each memory cell comprises a memristor coupled in series with a selector.

12. The system of claim 9 , wherein: the voltage driver is to drive current through each of the unselected memory cells connected to the selected line, wherein the current is lower than the current driven through the selected memory cell during the operation of the voltage driver; and the voltage comparator is to determine a sneak current.

13. The system of claim 12 , wherein the sneak current is subtracted from the first read current before the determination of the first measured voltage and wherein the sneak current is subtracted from the second read current before the determination of the second measured voltage.

14. A method for determining a state of a memristor, comprising:

determining a first measured voltage that drives a first read current through a selected memory cell of a crossbar array by applying a variable voltage to a selected line of the crossbar array; determining a second measured voltage that drives a second read current through the selected memory cell by applying the variable voltage to the selected line; and

comparing a voltage difference between the first measured voltage and the second measured voltage with a reference voltage difference,

wherein the crossbar array comprises a plurality of row lines, a plurality of column lines, and a plurality of memory cells coupled between a unique combination of one row line and one column line.

15. The method of claim 14 , comprising: driving a current through each of the unselected memory cells connected to the selected line, wherein the current is lower than the current driven through the selected memory cell during the operation of the voltage driver; and determining a sneak current.

16. The memory controller of claim 1 , wherein, when the voltage difference is larger than the reference voltage difference, the controller determines the selected memory cell to be in a high resistance state.

17. The memory controller of claim 1 , wherein, when the voltage difference is less than the reference voltage difference, the controller determines the selected memory cell to be in a low resistance state.

18. The memory controller of claim 3 , wherein the selector comprises one of an oxide and a nitride.

19. The memory controller of claim 1 , comprising an operational amplifier to apply the variable voltage, wherein the variable voltage is to drive a current matching the first or second read current.

20. The memory controller of claim 1 , wherein the voltage comparator comprises a capacitor to store the first measured voltage.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 24, 2017
From: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.
To: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Reel/Frame 042553/0093 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED ON REEL 041134 FRAME 0769. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 8, 2017
From: JEON, YOOCHARN; IGNOWSKI, JAMES S.
To: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.
Reel/Frame 042419/0455 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2017
From: JEON, YOOCHARN; IGNOWSKI, JAMES S.
To: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Reel/Frame 041134/0769 →
Continuity (1)
Related Publication 20170249987A1 · Aug 31, 2017