IP Library Granted Patent US 9,935,470
Granted Patent B2
US 9,935,470 · App. 14/923,736 · Granted Apr 3, 2018

System and method for wireless power transfer using a power converter with a bypass mode

Inventors: Rosario Pagano (Chandler, AZ); Christopher Joseph Daffron (Phoenix, AZ); Angel Maria Gomez Arguello (Phoenix, AZ); Siamak Abedinpour (Scottsdale, AZ)
Assignee: Integrated Device Technology, Inc.
H02J5/005H02J50/10H02J50/80H02M3/158H02M2001/0045
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,935,470
App. No.
14/923,736
Granted
Apr 3, 2018
Kind
B2
Abstract

A system and method of wireless power transfer using a power converter with a bypass mode includes a power converter. The power converter includes a pulsed switch, a capacitor configured to supply a drive voltage to the pulsed switch, a first circuit configured to charge the capacitor when the power converter operates in a switched mode of operation, and, a second circuit configured to charge the capacitor when the power converter operates in a bypass mode of operation.

Claims (20)

1. A power converter comprising:

a pulsed switch;

a capacitor configured to supply a drive voltage to the pulsed switch;

a bootstrap circuit configured to charge the capacitor when the power converter operates in a switched mode of operation, wherein the pulsed switch is operated at less than 100% duty cycle; and

a charge pump circuit configured to charge the capacitor when the power converter operates in a bypass mode of operation, wherein the pulsed switch is operated at 100% duty cycle.

2. The power converter of claim 1 , wherein the pulsed switch comprises a high-side n-type transistor.

3. The power converter of claim 2 , wherein the high-side n-type transistor is an n-type metal-oxide semiconductor (NMOS) transistor.

4. The power converter of claim 1 , wherein the power converter is a DC-DC power converter.

5. The power converter of claim 4 , wherein the power converter has a synchronous buck topology.

6. The power converter of claim 1 , further comprising a bypass switch coupled between an input node and an output node of the power converter.

7. The power converter of claim 6 , wherein the bypass switch is an n-type transistor.

8. The power converter of claim 6 , further comprising a controller configured to:

determine when a differential voltage between the output node and the input node falls below a threshold voltage;

when the differential voltage falls below the threshold voltage:

close the bypass switch; and

enable the second circuit.

9. The power converter of claim 8 , wherein determining when the differential voltage falls below the threshold voltage comprises monitoring a duty cycle of the power converter.

10. The power converter of claim 8 , wherein the controller is communicatively coupled to a wireless power transmitter, the wireless power transmitter supplying an input voltage to the power converter.

11. The power converter of claim 10 , wherein the controller communicates with the wireless power transmitter to reduce the input voltage when the power converter transitions from the switching mode to the bypass mode.

12. The power converter of claim 6 , further comprising an over-current protection module associated with the bypass switch.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2016
From: PAGANO, ROSARIO; ABEDINPOUR, SIAMAK; GOMEZ ARGUELLO, ANGEL MARIA; DAFFRON, CHRISTOPHER JOSEPH
To: INTEGRATED DEVICE TECHNOLOGY, INC.
Reel/Frame 037628/0526 →
Continuity (1)
Related Publication 20170117717A1 · Apr 27, 2017