IP Library Granted Patent US 9,960,082
Granted Patent B2
US 9,960,082 · App. 15/830,921 · Granted May 1, 2018

Stack type semiconductor memory device

Inventor: Nam Kyun Park (Gyeonggi-do, KR)
Assignee: SK Hynix Inc.
H01L21/823437G11C5/02G11C11/16G11C11/1659G11C13/0002G11C13/003G11C13/0004G11C13/0016H01L21/823418H01L27/228H01L27/249H01L27/2436H01L29/42376G11C2213/71G11C2213/79G11C2213/82H01L45/04H01L45/06H01L45/1226H01L45/147
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,960,082
App. No.
15/830,921
Granted
May 1, 2018
Kind
B2
Abstract

A stack type memory device and a method of manufacturing the same are provided. The stack type memory device includes a semiconductor substrate, a plurality of active layers stacked on the semiconductor substrate, and a gate structure overlapping the plurality of active layers. The gate structure includes a side gate region overlapping sides of the plurality of active layers and a top gate region overlapping a top of an uppermost active layer.

Claims (11)

1. A method of manufacturing a stack type memory device, the method comprising:

alternately stacking an insulating layer and a semiconductor layer on a semiconductor substrate several times;

defining a stacked active structure by patterning the insulating layer and the semiconductor layer;

forming a first hole through a removing process which pulls back one-end portion of the semiconductor layer of the stacked active structure;

forming a bit line in the first hole;

forming a second hole through a removing process which pulls back the other-end portion of the semiconductor layer of the stacked active structure;

forming a variable resistive layer in the second hole;

forming a gate insulating layer on a surface of the stacked active structure;

forming a gate conductive layer on a surface of the gate insulating layer;

forming a gate structure by patterning the gate conductive layer and the gate insulating layer; and

forming a source and a drain by implanting impurities into exposed portions of the semiconductor layer at both sides of the gate structure.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 4, 2017
From: PARK, NAM KYUN
To: SK HYNIX INC.
Reel/Frame 044290/0557 →
Priority Claims (1)
KR 10-2011-0135698 · Dec 15, 2011 · national
Continuity (3)
Division 15006782 · Jan 26, 2016
Continuation In Part 13489878 · Jun 6, 2012
Related Publication 20180090383A1 · Mar 29, 2018