IP Library › Granted Patent US 9,977,111
Granted Patent B2
US 9,977,111 · App. 14/957,096 · Granted May 22, 2018

Reference voltage temperature coefficient calibration circuit and method

Inventor: Haojiong Li (Beijing, CN)
Assignee: KT MICRO, INC.
G01R35/007G05F3/02G05F3/30
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,977,111
App. No.
14/957,096
Granted
May 22, 2018
Kind
B2
Abstract

The present invention relates to a reference voltage temperature coefficient calibration circuit. The circuit comprises: an operational amplifier comprising an input pair transistor, a load pair transistor, and a bias current source, an inverted input terminal of the operational amplifier being connected to an output terminal of the operational amplifier; and an adjustable current module connected in parallel to the load pair transistor, the adjustable current module being configured to generate an adjusting current, the adjusting current being used to adjust an offset current flowing through the input pair transistor, wherein the adjusting current is related to a current of the bias current source and an order of Kelvin temperature. The present invention is applicable to calibration of first-order to high-order temperature coefficients of a reference voltage in a circuit, and has universality.

Claims (16)

1. A reference voltage temperature coefficient calibration circuit, comprising:

an operational amplifier comprising an input pair transistor, a load pair transistor, and a bias current source, an inverted input terminal of the operational amplifier being connected to an output terminal of the operational amplifier; and

an adjustable current module connected in parallel to the load pair transistor, the adjustable current module being configured to generate an adjusting current, the adjusting current being used to adjust an offset current flowing through the input pair transistor, wherein the adjusting current is related to a current of the bias current source and an order of Kelvin temperature.

2. The circuit according to claim 1 , wherein the input pair transistor is an NMOS transistor or an NPN transistor, and the load pair transistor is a PMOS transistor or a PNP transistor; or

the input pair transistor is a PMOS transistor or a PNP transistor, and the load pair transistor is an NMOS transistor or an NPN transistor.

3. The circuit according to claim 1 , wherein the input pair transistor is an NMOS transistor or a PMOS transistor, and the input pair transistor works in a sub-threshold region.

4. The circuit according to claim 1 , wherein the adjustable current module comprises more than one adjustable current source connected in parallel.

5. The circuit according to claim 4 , wherein the adjustable current module further comprises a switch by using which connection or disconnection of the adjustable current source is controlled.

6. A reference circuit calibration method, comprising:

providing an operational amplifier, the operational amplifier comprising an input pair transistor, a load pair transistor, and a bias current source, an inverted input terminal of the operational amplifier being connected to an output terminal of the operational amplifier; and

providing an adjustable current module, the adjustable current module being connected in parallel to the load pair transistor, the adjustable current module being configured to generate an adjusting current, the adjusting current being used to adjust an offset current flowing through the input pair transistor, wherein the adjusting current is related to a current of the bias current source and an order of Kelvin temperature.

7. The method according to claim 6 , wherein the input pair transistor is an NMOS transistor or an NPN transistor, and the load pair transistor is a PMOS transistor or a PNP transistor; or

the input pair transistor is a PMOS transistor or a PNP transistor, and the load pair transistor is an NMOS transistor or an NPN transistor.

8. The method according to claim 6 , wherein the input pair transistor is an NMOS transistor or a PMOS transistor, and the input pair transistor works in a sub-threshold region.

9. The method according to claim 6 , wherein the adjustable current module comprises more than one adjustable current source connected in parallel.

10. The method according to claim 9 , wherein the adjustable current module further comprises a switch by using which connection or disconnection of the adjustable current source is controlled.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 2, 2015
From: LI, HAOJIONG
To: KT MICRO, INC.
Reel/Frame 037196/0285 →
Priority Claims (1)
CN 2014 1 0833639 · Dec 26, 2014 · national
Continuity (1)
Related Publication 20160187207A1 · Jun 30, 2016