IP Library Granted Patent US 9,979,357
Granted Patent B2
US 9,979,357 · App. 15/586,367 · Granted May 22, 2018

Power amplifier module

Inventors: Hiroki Shounai (Kyoto, JP); Yoshiki Kogushi (Kyoto, JP)
Assignee: MURATA MANUFACTURING CO., LTD.
H03F1/26H03F1/565H03F3/195H03F3/213H03F2200/171H03F2200/387H03F2200/451
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,979,357
App. No.
15/586,367
Granted
May 22, 2018
Kind
B2
Abstract

A power amplifier module includes an amplifier that amplifies an input signal and outputs an amplified signal, a matching circuit disposed between an output terminal of the amplifier and a subsequent circuit, a choke inductor having a first end to which a power supply voltage is applied and a second end from which power supply is provided to the amplifier through the output terminal of the amplifier, and a first attenuation circuit disposed between the output terminal of the amplifier and the second end of the choke inductor and configured to attenuate a harmonic component of the amplified signal.

Claims (25)

1. A power amplifier module comprising:

an amplifier that amplifies an input signal and outputs an amplified signal from an output terminal;

a matching circuit disposed between the output terminal of the amplifier and a subsequent circuit;

a choke inductor, wherein a power supply voltage is applied to a first end of the choke inductor; and

a first attenuation circuit disposed between the output terminal of the amplifier and a second end of the choke inductor, the first attenuation circuit attenuating a third harmonic of the amplified signal, wherein:

the first attenuation circuit includes:

a first inductor, wherein a first end of the first inductor is connected to the output terminal of the amplifier and a second end of the first inductor is connected to the second end of the choke inductor, and

a first capacitor, wherein a first end of the first capacitor is connected to the second end of the first inductor and a second end of the first capacitor is grounded,

the matching circuit includes:

a second attenuation circuit that attenuates a second harmonic of the amplified signal, and

a high-pass filter having a cutoff frequency lower than a fundamental frequency of the amplified signal,

the second attenuation circuit is a low pass filter including:

a second inductor, wherein a first end of the second inductor is connected to the output terminal of the amplifier and a second end of the second inductor is connected to the high-pass filter, and

a second capacitor, wherein a first end of the second capacitor is connected to a second end of the second inductor and a second end of the second capacitor is grounded, and

the high-pass filter includes:

a third capacitor, wherein a first end of the third capacitor is connected to the second end of the second inductor, and

a third inductor, wherein a first end of the third conductor is connected to a second end of the third capacitor and a second end of the third capacitor is grounded.

2. The power amplifier module according to claim 1 , wherein the amplifier is embodied on a first chip, and

wherein the matching circuit, the choke inductor, and the first attenuation circuit are not embodied on the first chip.

3. The power amplifier module according to claim 2 , further comprising:

a third attenuation circuit that attenuates a second harmonic of the amplified signal,

wherein the third attenuation circuit is embodied on the first chip.

4. The power amplifier module according to claim 1 , further comprising:

a third attenuation circuit that attenuates a second harmonic of the amplified signal.

5. The power amplifier module according to claim 4 , the third attenuation circuit comprising a capacitor and an inductor connected in series between the output terminal and ground.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 4, 2017
From: SHOUNAI, HIROKI; KOGUSHI, YOSHIKI
To: MURATA MANUFACTURING CO., LTD.
Reel/Frame 042236/0072 →
Priority Claims (1)
JP 2016-100524 · May 19, 2016 · national
Continuity (1)
Related Publication 20170338775A1 · Nov 23, 2017