IP Library › Granted Patent US 10,002,949
Granted Patent B2
US 10,002,949 · App. 14/489,522 · Granted Jun 19, 2018

Semiconductor device

Inventors: Shunpei Yamazaki (Tokyo, JP); Suzunosuke Hiraishi (Kanagawa, JP); Kengo Akimoto (Kanagawa, JP); Junichiro Sakata (Kanagawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L29/66969H01L21/02164H01L21/02178H01L21/02565H01L21/02631H01L29/7869H01L27/1225
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,002,949
App. No.
14/489,522
Granted
Jun 19, 2018
Kind
B2
Abstract

An object is, in a thin film transistor including an oxide semiconductor layer, to reduce contact resistance between the oxide semiconductor layer and source and drain electrode layers electrically connected to the oxide semiconductor layer. The source and drain electrode layers have a stacked-layer structure of two or more layers in which a layer in contact with the oxide semiconductor layer is formed using a metal whose work function is lower than the work function of the oxide semiconductor layer or an alloy containing such a metal. Layers other than the layer in contact with the oxide semiconductor layer of the source and drain electrode layers are formed using an element selected from Al, Cr, Cu, Ta, Ti, Mo, or W, an alloy containing any of these elements as a component, an alloy containing any of these elements in combination, or the like.

Claims (48)

1. A method of manufacturing a semiconductor device comprising:

forming a gate electrode over a substrate;

forming a gate insulating layer over the gate electrode;

forming an oxide semiconductor layer over the gate insulating layer by sputtering in a chamber, wherein the oxide semiconductor layer is non-single-crystal;

performing a preheat treatment at 200 to 600° C. to remove moisture or hydrogen remaining on an inner wall of the chamber before forming the oxide semiconductor layer;

cooling an oxide semiconductor target using non water based coolant; and

removing moisture from an inside of the chamber by using a cryopump at least during the forming of the oxide semiconductor layer,

wherein the substrate is heated during forming the oxide semiconductor layer.

2. The method according to claim 1 , wherein the oxide semiconductor layer is intrinsic or substantially intrinsic.

3. The method according to claim 1 , wherein the substrate is heated during the forming of the oxide semiconductor layer at a temperature of 400° C. to 700° C.

4. The method according to claim 1 , wherein the oxide semiconductor layer comprises a material selected from the group consisting of an In—Ga—Zn—O-based material, an In—Sn—Zn—O-based oxide semiconductor material, an In—Al—Zn—O-based oxide semiconductor material, an In—Zn—O-based oxide semiconductor material, an In—Sn—O-based oxide semiconductor material, and an In—O-based oxide semiconductor material.

5. The method according to claim 1 , further comprising steps of:

processing the oxide semiconductor layer into an island-shaped oxide semiconductor layer which includes a region to become a channel formation region; and

forming a conductive layer on and in contact with the oxide semiconductor layer, wherein the conductive layer comprises a metal whose work function is lower than a work function of the oxide semiconductor layer.

6. A method of manufacturing a semiconductor device comprising:

forming a gate electrode over a substrate;

forming a gate insulating layer over the gate electrode;

forming an oxide semiconductor layer over the gate insulating layer by sputtering in a chamber, wherein the oxide semiconductor layer is non-single-crystal;

performing a preheat treatment at 200 to 600° C. to remove moisture or hydrogen remaining on an inner wall of the chamber before forming the oxide semiconductor layer;

cooling an oxide semiconductor target using non water based coolant;

removing moisture from an inside of the chamber by using a cryopump at least during forming the oxide semiconductor layer;

processing the oxide semiconductor layer into an island-shaped oxide semiconductor layer which includes a region to become a channel formation region; and

heating the island-shaped oxide semiconductor layer at a temperature of 350° C. to 750° C.

7. The method according to claim 6 , wherein the island-shaped oxide semiconductor layer is heated in an inert gas.

8. The method according to claim 6 , wherein the island-shaped oxide semiconductor layer is heated in a nitrogen atmosphere.

9. The method according to claim 6 , wherein the oxide semiconductor layer is intrinsic or substantially intrinsic.

10. The method according to claim 6 , wherein the substrate is heated during the forming of the oxide semiconductor layer at a temperature of 400° C. to 700° C.

11. The method according to claim 6 , wherein the oxide semiconductor layer comprises a material selected from the group consisting of an In—Ga—Zn—O-based material, an In—Sn—Zn—O-based oxide semiconductor material, an In—Al—Zn—O-based oxide semiconductor material, an In—Zn—O-based oxide semiconductor material, an In—Sn—O-based oxide semiconductor material, and an In—O-based oxide semiconductor material.

12. The method according to claim 6 , further comprising step of:

forming a conductive layer on and in contact with the oxide semiconductor layer, wherein the conductive layer comprises a metal whose work function is lower than a work function of the oxide semiconductor layer.

13. A method of manufacturing a semiconductor device comprising:

forming a gate electrode over a substrate;

forming a gate insulating layer over the gate electrode;

forming an oxide semiconductor layer over the gate insulating layer by sputtering in a chamber, wherein the oxide semiconductor layer is non-single-crystal;

performing a preheat treatment at 200 to 600° C. to remove moisture or hydrogen remaining on an inner wall of the chamber before forming the oxide semiconductor layer;

removing moisture from an inside of the chamber by using a cryopump at least during forming the oxide semiconductor layer;

processing the oxide semiconductor layer into an island-shaped oxide semiconductor layer which includes a region to become a channel formation region;

performing a first heat treatment at a temperature of 350° C. to 750° C. after forming the island-shaped oxide semiconductor layer;

forming an insulating layer over the oxide semiconductor layer after performing the first heat treatment; and

performing a second heat treatment at a temperature of 100° C. to 400° C. after forming the insulating layer.

14. The method according to claim 13 , wherein the first heat treatment is performed in an inert gas.

15. The method according to claim 13 , wherein the oxide semiconductor layer is intrinsic or substantially intrinsic.

16. The method according to claim 13 , wherein the substrate is heated during the forming of the oxide semiconductor layer at a temperature of 400° C. to 700° C.

17. The method according to claim 13 , wherein the oxide semiconductor layer comprises a material selected from the group consisting of an In—Ga—Zn—O-based material, an In—Sn—Zn—O-based oxide semiconductor material, an In—Al—Zn—O-based oxide semiconductor material, an In—Zn—O-based oxide semiconductor material, an In—Sn—O-based oxide semiconductor material, and an In—O-based oxide semiconductor material.

18. The method according to claim 13 , further comprising step of:

forming a conductive layer on and in contact with the oxide semiconductor layer, wherein the conductive layer comprises a metal whose work function is lower than a work function of the oxide semiconductor layer.

19. The method according to claim 13 , wherein the insulating layer comprises silicon oxide.

20. The method according to claim 13 , wherein the insulating layer comprises aluminum oxide.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 20, 2014
From: YAMAZAKI, SHUNPEI; HIRAISHI, SUZUNOSUKE; AKIMOTO, KENGO; SAKATA, JUNICHIRO
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 033981/0412 →
Priority Claims (1)
JP 2009-255272 · Nov 6, 2009 · national
Continuity (2)
Continuation 12917548 · Nov 2, 2010
Related Publication 20150093853A1 · Apr 2, 2015
Cited By (1)
US 12,615,804