IP Library › Granted Patent US 10,026,814
Granted Patent B2
US 10,026,814 · App. 15/700,289 · Granted Jul 17, 2018

P-doping of group-III-nitride buffer layer structure on a heterosubstrate

Inventors: Stephan Lutgen (Dresden, DE); Saad Murad (Erkrath, DE); Ashay Chitnis (Maharashtra, IN)
Assignee: AZURSPACE Solar Power GmbH
H01L29/205H01L21/0251H01L21/0254H01L21/02378H01L21/02381H01L21/02458H01L21/02505H01L21/02507H01L21/02579H01L29/1075H01L29/151H01L29/2003H01L29/207H01L29/36H01L29/778H01L29/7783H01L29/872H01L33/0025
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,026,814
App. No.
15/700,289
Granted
Jul 17, 2018
Kind
B2
Abstract

An epitaxial group-ill-nitride buffer-layer structure is provided on a heterosubstrate, wherein the buffer-layer structure has at least one stress-management layer sequence including an interlayer structure arranged between and adjacent to a first and a second group-ill-nitride layer, wherein the inter layer structure comprises a group-ill-nitride interlayer material having a larger band gap than the materials of the first and second group-ill-nitride layers, and wherein a p-type-dopant-concentration profile drops, starting from at least 1×1018 cm−3, by at least a factor of two in transition from the interlayer structure to the first and second group-ill-nitride layers.

Claims (26)

1. An epitaxial group-III-nitride buffer-layer structure comprising:

a substrate;

a back barrier layer;

an active layer; and

a first stress management layer sequence comprising a first interlayer structure, a first group-III-nitride layer, and a second group-III-nitride layer, the first interlayer structure arranged between and adjacent to the first and second group-III-nitride layers,

wherein the first interlayer structure comprises a group-III-nitride interlayer material having a larger band gap than the materials of the first and second group-III-nitride layers,

wherein a p-type-dopant-concentration profile drops, starting from at least 1×10 18 cm −3 , by at least a factor of two in transition from the first interlayer structure to the first and second group-III-nitride layers, and

wherein, the first stress management layer sequence is arranged between the substrate and the active layer.

2. The buffer-layer structure according to claim 1 , wherein the back barrier layer is made of AIGaN and has a graded carbon concentration.

3. The buffer-layer structure according to claim 2 , wherein a carbon concentration of back barrier layer is highest at an interface between back barrier layer and a third group-III-nitride layer.

4. The buffer-layer structure according to claim 1 , wherein the p-type-dopant concentration profile drops in transition from the first interlayer structure to the first and second group-III-nitride layers by at least one order of magnitude or by at least two orders of magnitude.

5. The buffer-layer structure according to claim 1 , further comprising a second stress management layer sequence wherein the second stress management layer sequence that has a second interlayer structure is arranged at a larger distance from the substrate than the first stress management layer sequence.

6. The buffer-layer structure according to claim 5 , wherein the second interlayer structure differs from the first interlayer structure in at least one of the following:

a layer thickness of at least one of interlayers of the first interlayer structure and the second interlayer structure,

a p-type dopant concentration in at least one of the interlayers of the first interlayer structure and the second interlayer structure,

a material composition of at least one of the interlayers of the first interlayer structure and the second interlayer structure, and/or

a number of interlayers in the first interlayer structure and the second interlayer structure.

7. The buffer-layer structure according to claim 1 , wherein an additional group-III-nitride layer is deposited on top of the buffer-layer structure and wherein the additional layer has a graded p-type-dopant-concentration profile, wherein the p-type dopant concentration is higher in a first section of the additional layer adjacent to the buffer-layer structure than in a second section of the additional layer further away from the buffer-layer structure.

8. The buffer-layer structure according to claim 1 , further comprising an intermediate layer deposited between the substrate and the first stress management layer sequence, the intermediate layer comprising a compositionally graded AIGaN buffer layer having a Ga fraction increasing with increasing distance away from the substrate.

9. The buffer-layer structure according to claim 8 , wherein the buffer stack has a p-type-dopant concentration of at least 1×10 17 cm −3 .

10. The buffer-layer structure according to claim 1 , further comprising a buffer stack deposited between the substrate and the first stress management layer sequence, the buffer stack comprising a superlattice formed by a stack of alternating group-III-nitride layers of two kinds.

11. The buffer-layer structure according to claim 10 , wherein the buffer stack has a p-type-dopant concentration of at least 1×10 17 cm −3 .

12. The buffer-layer structure according to claim 1 , wherein the substrate is a silicon substrate or a heterosubstrate.

13. The buffer-layer structure according to claim 1 , wherein the back barrier layer is arranged between the active layer and the first stress management layer sequence.

14. The buffer-layer structure according to claim 1 , wherein the buffer layer structure is an epitaxial group-III-nitride buffer layer structure formed in a group-III-nitride device, a transistor, a normally-on or normally-off HEMT or MIS-HEMT, a Schottky diode, a PIN diode, or a LED.

15. The buffer-layer structure according to claim 14 , wherein the transistor is a field effect transistor.

Priority Claims (1)
EP 13155540 · Feb 15, 2013 · regional
Continuity (4)
Continuation 15341590 · Nov 2, 2016
Continuation 14828148 · Aug 17, 2015
Continuation PCTEP2014052957 · Feb 14, 2014
Related Publication 20170373156A1 · Dec 28, 2017
Cited By (1)
US 12,727,221