IP Library Granted Patent US 10,056,370
Granted Patent B2
US 10,056,370 · App. 15/182,602 · Granted Aug 21, 2018

Semiconductor device

Inventor: Tatsuya Naito (Matsumoto, JP)
Assignee: FUJI ELECTRIC CO., LTD.
H01L27/0664H01L29/0615H01L29/7397H01L29/861
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,056,370
App. No.
15/182,602
Granted
Aug 21, 2018
Kind
B2
Abstract

In order to reduce electric field concentration in a semiconductor device including a main transistor section and a sense transistor section, the semiconductor device is provided, the semiconductor device including a semiconductor substrate of a first conductivity type, a main transistor section in an active region on the semiconductor substrate, and a sense transistor section outside the active region on the semiconductor substrate, wherein the active region is provided with a main well region of a second conductivity type, and wherein the sense transistor section has a sense gate trench section formed extending from the outside of the active region to the main well region on the front surface of the semiconductor substrate.

Claims (29)

1. A semiconductor device, comprising:

a semiconductor substrate of a first conductivity type, the semiconductor substrate including a p-type base region on a front surface of the semiconductor substrate, and an n-type emitter region on the p-type base region;

a main transistor section in an active region on the semiconductor substrate; and

a sense transistor section outside the active region on the semiconductor substrate,

wherein the active region is provided with a main well region of a second conductivity type,

wherein the p-type base region is shallower and has lower concentration than the main well region,

wherein an emitter electrode is provided on the front surface of the semiconductor substrate, in contact with the p-type base region and the n-type emitter region,

wherein the sense transistor section has a sense gate trench section formed extending from the outside of the active region to the main well region on a front surface of the semiconductor substrate,

wherein the sense gate trench section penetrates through the p-type base region and the n-type emitter region, and

wherein a sense gate conductive section in the sense gate trench section is insulated from the emitter electrode.

2. The semiconductor device according to claim 1 , wherein the semiconductor substrate has:

a sense well region of a second conductivity type outside the active region; and

a well separation region of a first conductivity type that separates the sense well region and the main well region,

wherein the sense gate trench section is formed crossing the well separation region on the front surface of the semiconductor substrate.

3. The semiconductor device according to claim 1 , further comprising a diode provided in the active region on the semiconductor substrate, wherein the sense transistor section is provided at a position that does not oppose the diode.

4. The semiconductor device according to claim 2 , wherein the main transistor section has a main gate trench section electrically connected to the sense gate trench section.

5. The semiconductor device according to claim 4 , wherein the main gate trench section is provided within the semiconductor substrate separately from the sense gate trench section.

6. The semiconductor device according to claim 5 , further comprising a gate electrode provided over the main well region,

wherein the main gate trench section has a main gate trench formed on the front surface of the semiconductor substrate, and a main gate conductive section formed within the main gate trench,

wherein the sense gate trench section has a sense gate trench formed on the front surface of the semiconductor substrate, and a sense gate conductive section formed within the sense gate trench, and

wherein the gate electrode is in contact with both the main gate conductive section and the sense gate conductive section.

7. The semiconductor device according to claim 4 , wherein the main gate trench section is connected to the sense gate trench section within the semiconductor substrate.

8. The semiconductor device according to claim 7 , wherein the main gate trench section has a plurality of first trench sections provided extending in a predetermined extending direction, and a second trench section which is provided extending in a direction different from the extending direction and which connects two adjacent first trench sections.

9. The semiconductor device according to claim 8 , further comprising a gate electrode formed passing over the second trench section, and crossing over a plurality of the first trench sections.

10. The semiconductor device according to claim 4 , wherein on the semiconductor substrate, an emitter region adjacent to the sense gate trench section, and an emitter region which is formed at a position deeper than the emitter region adjacent to the sense gate trench section and which is adjacent to the main gate trench section are formed.

11. The semiconductor device according to claim 10 , wherein the sense gate trench section has a sense gate conductive section within a trench, wherein the main gate trench section has a main gate conductive section within a trench, and

wherein a distance from the front surface of the semiconductor substrate to an upper end of the sense gate conductive section is shorter than a distance from the front surface of the semiconductor substrate to an upper end of the main gate conductive section.

12. The semiconductor device according to claim 10 , further comprising a connection gate trench section which connects the sense gate trench section and the main gate trench section,

wherein the connection gate trench section is formed in at least one of the main well region and the sense well region.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 15, 2016
From: NAITO, TATSUYA
To: FUJI ELECTRIC CO., LTD.
Reel/Frame 038924/0777 →
Priority Claims (2)
JP 2015-142191 · Jul 16, 2015 · national
JP 2015-183207 · Sep 16, 2015 · national
Continuity (1)
Related Publication 20170018547A1 · Jan 19, 2017
Cited By (1)
US 12,550,348