IP Library › Granted Patent US 10,084,439
Granted Patent B2
US 10,084,439 · App. 15/375,964 · Granted Sep 25, 2018

Driver circuit

Inventors: Teemu Salmia (Espoo, FI); Jukka-Pekka Kittilä (Helsinki, FI); Tero Herrala (Helsinki, FI); Mikko Taulanne (Helsinki, FI)
Assignee: ABB Schweiz AG
H03K17/0406H03K17/06H03K17/14
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,084,439
App. No.
15/375,964
Granted
Sep 25, 2018
Kind
B2
Abstract

A gate driver circuit and a method of operating a gate driver circuit. The gate driver circuit comprising a high auxiliary voltage rail and a low auxiliary voltage rail for receiving high auxiliary voltage and low auxiliary voltage, output stage connected to the auxiliary voltage rails and comprising a control input and an output terminal for providing an output voltage of the gate driver, plurality of series connections of controllable switches and resistive components, wherein a first part of the plurality of series connections is connected between the high auxiliary voltage rail and control input of the output stage, and a second part of the plurality of series connections is connected between the low auxiliary voltage rail and control input of the output stage, and a control circuit for controlling the controllable switches for providing a control voltage and a control current to the control input of the output stage.

Claims (31)

1. A gate driver circuit comprising a high auxiliary voltage rail and a low auxiliary voltage rail for receiving high auxiliary voltage and low auxiliary voltage,

output stage connected to the auxiliary voltage rails and comprising a control input and an output terminal for providing an output voltage of the gate driver,

plurality of series connections of controllable switches and resistive components, wherein

a first part of the plurality of series connections is connected between the high auxiliary voltage rail and control input of the output stage, and

a second part of the plurality of series connections is connected between the low auxiliary voltage rail and control input of the output stage, and

a control circuit for controlling the controllable switches for providing a control voltage and a control current to the control input of the output stage,

wherein the output stage comprises output switches which are connected to the auxiliary voltage rails and comprise control electrodes and output terminals, the control electrodes being connected electrically to each other for providing the control input of the output stage and the output terminals being connected electrically to each other for providing the output terminal of the output stage.

2. A gate driver circuit according to claim 1 , wherein the output stage comprises output switches for forming a current amplifying stage, such as a push-pull circuit.

3. A gate driver circuit according to claim 1 , wherein the first part of the plurality of series connections is connected in series with the second part of the plurality of series connections, and the resistive components in the first part and in the second part of series connections form a voltage division for the voltage difference between the high and low auxiliary rails.

4. A gate driver circuit according to claim 3 , wherein the voltage division between the high and the low auxiliary voltage rails is provided to the control input of the output stage.

5. A gate driver circuit according to claim 1 , wherein the control circuit is adapted to control each of the controllable switches for providing a voltage to the control input of the output stage.

6. A gate driver circuit according to claim 1 , wherein the control circuit is adapted to provide a sequence of control voltages to each of the controllable switches for providing a voltage sequence to the control input of the output stage.

7. A gate driver circuit according to claim 1 , wherein a memory is associated with the control circuit of the gate driver circuit, the memory storing a sequence of control voltages to be provided to each of the controllable switches.

8. A gate driver circuit according to claim 1 , wherein the control circuit is adapted to select the control voltages for each of the controllable switches based on a temperature value or a current value to limit and slow down the change of temperature.

9. A gate driver circuit according to claim 1 , wherein the control circuit is adapted to select the control voltages for each of the controllable switches based on a temperature value to limit produced electromagnetic interferences.

10. A gate driver circuit according to claim 2 , wherein the control circuit is adapted to select the control voltages for each of the controllable switches based on a temperature value or a current value to limit and slow down the change of temperature.

11. A gate driver circuit according to claim 1 , wherein the control circuit is adapted to receive a gate control signal from a modulator or similar controller, and upon receipt of the gate control signal, the control circuit is adapted to select the control voltages for each of the controllable switches.

12. A gate driver circuit according to claim 1 , wherein the output terminal of the output stage is connected to at least one resistor.

13. A gate driver circuit according to claim 2 , wherein the first part of the plurality of series connections is connected in series with the second part of the plurality of series connections, and the resistive components in the first part and in the second part of series connections form a voltage division for the voltage difference between the high and low auxiliary rails.

14. A gate driver circuit according to claim 2 , wherein the control circuit is adapted to control each of the controllable switches for providing a voltage to the control input of the output stage.

15. A gate driver circuit according to claim 2 , wherein the control circuit is adapted to provide a sequence of control voltages to each of the controllable switches for providing a voltage sequence to the control input of the output stage.

16. A method of operating a gate driver circuit, comprising:

providing the circuit comprising a high auxiliary voltage rail and a low auxiliary voltage rail for receiving high auxiliary voltage and low auxiliary voltage,

output stage connected to the auxiliary voltage rails and comprising a control input and an output terminal for providing an output voltage of the gate driver,

plurality of series connections of controllable switches and resistive components, wherein

a first part of the plurality of series connections is connected between the positive auxiliary voltage rail and control input of the output stage, and

a second part of the plurality of series connections is connected between the negative auxiliary voltage rail and control input of the output stage, and

a control circuit for controlling the controllable switches, and

controlling the control circuit to provide control voltages to the controllable switches for producing a voltage and a current to the control input of the output stage,

wherein the output stage comprises output switches which are connected to the auxiliary voltage rails and comprise control electrodes and output terminals, the control electrodes being connected electrically to each other for providing the control input of the output stage and the output terminals being connected electrically to each other for providing the output terminal of the output stage.

17. The method of operating a gate driver circuit according to claim 16 , wherein the step of providing control voltages comprises providing for the controllable switches a sequence of control voltages.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 1, 2018
From: ABB TECHNOLOGY OY
To: ABB SCHWEIZ AG
Reel/Frame 046693/0893 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 23, 2017
From: SALMIA, TEEMU; KITTILÄ, JUKKA-PEKKA; HERRALA, TERO; TAULANNE, MIKKO
To: ABB TECHNOLOGY OY
Reel/Frame 041360/0295 →
Priority Claims (1)
EP 15199554 · Dec 11, 2015 · regional
Continuity (1)
Related Publication 20170170817A1 · Jun 15, 2017