IP Library › Granted Patent US 10,096,641
Granted Patent B2
US 10,096,641 · App. 15/066,737 · Granted Oct 9, 2018

CMOS image sensor

Inventors: Keiji Ikeda (Tokyo, JP); Tsutomu Tezuka (Ibaraki, JP)
Assignee: Kabushiki Kaisha Toshiba
H01L27/14643H01L27/14614H01L27/14616H01L31/028H01L27/14632H01L27/14634H01L27/14649
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,096,641
App. No.
15/066,737
Granted
Oct 9, 2018
Kind
B2
Abstract

According to one embodiment, a CMOS image sensor includes a photoelectric conversion element and an amplifier transistor. The photoelectric conversion element converts incident light into an electric signal. The amplifier transistor has a heterojunction in which a Ge layer and an SiGeSn layer are joined together, as a channel region and amplifies the electric signal resulting from conversion by the photoelectric conversion element.

Claims (36)

1. A CMOS image sensor comprising:

a photoelectric conversion element configured to convert incident light into an electric signal; and

an amplifier transistor including a source and a drain provided in an SiGeSn layer stacked on a Ge layer, a gate insulating layer provided on the SiGeSn layer between the source and the drain, and a gate electrode provided on the gate insulating layer,

wherein

the amplifier transistor includes a heterojunction as a channel region and the heterojunction is provided on an interface between the SiGeSn layer and the Ge layer, and

the amplifier transistor is configured to amplify the electric signal resulting from a conversion by the photoelectric conversion element.

2. The CMOS image sensor according to claim 1 , wherein the amplifier transistor comprises a source-follower amplifier.

3. A CMOS image sensor comprising:

a first photoelectric conversion element provided in a first semiconductor substrate and configured to convert incident light into a first electric signal;

a first semiconductor layer provided in the first semiconductor substrate and configured to store the first electric signal resulting from a conversion by the first photoelectric conversion element;

a second semiconductor substrate with an SiGeSn layer stacked on a Ge substrate; and

an amplifier transistor provided on the second semiconductor substrate comprising:

a source and a drain provided in the SiGeSn layer,

a gate insulating layer provided on the SiGeSn layer between the source and the drain, and

a gate electrode provided on the gate insulating layer,

wherein

the amplifier transistor includes a heterojunction as a channel region, the heterojunction being provided on an interface between the SiGeSn layer and the Ge substrate, and

the amplifier transistor is configured to amplify the first electric signal stored in the first semiconductor layer.

4. The CMOS image sensor according to claim 3 , wherein the first semiconductor substrate has a first surface and a second surface opposite to the first surface, the first photoelectric conversion element and the first semiconductor layer are provided on the first surface, and the second semiconductor substrate is opposed to the first surface.

5. The CMOS image sensor according to claim 3 , wherein the first semiconductor substrate has a first surface and a second surface opposite to the first surface, the first photoelectric conversion element and the first semiconductor layer are provided on the first surface, and the second semiconductor substrate is opposed to the second surface.

6. The CMOS image sensor according to claim 3 , further comprising a transfer transistor provided on the first semiconductor substrate and configured to transfer the first electric signal from the first photoelectric conversion element to the first semiconductor layer.

7. The CMOS image sensor according to claim 3 , further comprising:

a reset transistor provided on the first semiconductor substrate and configured to reset the first electric signal stored in the first semiconductor layer; and

a select transistor configured to control output of the first electric signal amplified by the amplifier transistor.

8. The CMOS image sensor according to claim 3 , further comprising:

a second photoelectric conversion element provided in the second semiconductor substrate and configured to convert the incident light into a second electric signal; and

a second semiconductor layer provided in the second semiconductor substrate and configured to store the second electric signal resulting from conversion by the second photoelectric conversion element,

wherein the amplifier transistor amplifies the first and second electric signals stored in the first and second semiconductor layers.

9. The CMOS image sensor according to claim 8 , further comprising:

a first transfer transistor provided on the first semiconductor substrate and configured to transfer the first electric signal from the first photoelectric conversion element to the first semiconductor layer; and

a second transfer transistor provided on the second semiconductor substrate and configured to transfer the second electric signal from the second photoelectric conversion element to the second semiconductor layer.

10. The CMOS image sensor according to claim 8 , further comprising:

a first reset transistor provided on the first semiconductor substrate and configured to reset the first electric signal stored in the first semiconductor layer;

a first switching transistor provided on the first semiconductor substrate and configured to control output of the first electric signal stored in the first semiconductor layer to the amplifier transistor;

a second reset transistor provided on the second semiconductor substrate and configured to reset the second electric signal stored in the second semiconductor layer; and

a second switching transistor provided on the second semiconductor substrate and configured to control output of the second electric signal stored in the second semiconductor layer to the amplifier transistor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 8, 2016
From: IKEDA, KEIJI; TEZUKA, TSUTOMU
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 038392/0526 →
Priority Claims (1)
JP 2014-037374 · Feb 27, 2014 · national
Continuity (2)
Continuation PCTJP2015055632 · Feb 26, 2015
Related Publication 20160197116A1 · Jul 7, 2016