IP Library › Granted Patent US 10,115,692
Granted Patent B2
US 10,115,692 · App. 15/264,964 · Granted Oct 30, 2018

Method of forming solder bumps

Inventors: Toyohiro Aoki (Kawasaki, JP); Takashi Hisada (Kawasaki, JP); Hiroyuki Mori (Kawasaki, JP); Eiji Nakamura (Kawasaki, JP); Yasumitsu Orii (Kawasaki, JP)
Assignee: International Business Machines Corporation
H01L24/14H01L24/03H01L24/06H01L24/11H01L2224/0401H01L2224/05082H01L2224/1112H01L2224/11462H01L2924/01028H01L2924/01029H01L2924/01046H01L2924/01047H01L2924/01079
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,115,692
App. No.
15/264,964
Granted
Oct 30, 2018
Kind
B2
Abstract

A method of forming solder bumps includes preparing a substrate having a surface on which a plurality of electrode pads are formed, forming a resist layer on the substrate, the resist layer having a plurality of openings, each of the openings being aligned with a corresponding electrode pad of the plurality of electrode pads, forming a conductive pillar in each of the openings of the resist layer, forming conductive layers to cover at least side walls of the resist layer in the openings to block gas emanating from the resist layer, filling molten solder in each of the openings in which the conductive layers has been formed and removing the resist layer.

Claims (32)

1. A method of forming solder bumps, the method includes:

preparing a substrate having a surface on which a plurality of electrode pads are formed;

forming a resist layer on the substrate, the resist layer having a plurality of openings, each of the openings being aligned with a corresponding electrode pad of the plurality of electrode pads;

forming a conductive pillar in each of the openings of the resist layer;

forming conductive layers to cover at least side walls of the resist layer in the openings to block gas emanating from the resist layer;

filling molten solder in each of the openings in which the conductive layers has been formed, wherein the conductive layers include metals having a same composition ratio as a composition ratio of metals of the molten solder; and

removing the resist layer.

2. The method according to claim 1 , wherein filling the molten solder in each of the openings includes injecting the molten solder in each of the openings under predetermined injecting pressure and predetermined substrate temperature.

3. The method according to claim 2 , wherein injecting the molten solder in each of the openings is performed using an Injection Molded Solder (IMS) method.

4. The method according to claim 2 , wherein the predetermined substrate temperature is lower than melting points of metals constituting the conductive layers.

5. The method according to claim 1 , wherein the conductive layers includes at least a metal with solder wettability/higher melting point than materials of the molten solder.

6. The method according to claim 1 , wherein the conductive layers includes at least one metal selected from the group comprising Sn, Au, Ag, Cu, Pd, Pt, and In.

7. The method according to claim 1 , wherein the conductive layers includes two or more metal layers.

8. The method according to claim 1 , further comprising:

forming at least one seed layer on the substrate before forming the resist layer; and

removing the at least one seed layer after removing the resist layer.

9. The method according to claim 8 , wherein forming the conductive pillar in each of the openings of the resist layer includes electroplating conductive material in the opening of the resist layer.

10. The method according to claim 1 , wherein forming the conductive layers to cover the at least side walls of the resist layer in the openings includes forming the conductive layers using vapor deposition, sputtering, or electroless plating.

11. A method of forming solder bumps, the method includes:

preparing a substrate having a surface on which a plurality of electrode pads are formed;

forming a resist layer on the substrate, the resist layer having a plurality of openings, each of the openings being aligned with a corresponding electrode pad of the plurality of electrode pads;

forming a conductive pillar in each of the openings of the resist layer;

filling conductive paste in the openings of the resist layer;

sintering the conductive paste in the openings to form conductive layers to cover side walls of the resist layer to block gas emanating from the resist layer and surfaces of the plurality of electrode pads in the openings, wherein spaces on the conductive layers leading to an upper end of the openings are formed;

filling molten solder in the spaces on the conductive layers; and

removing the resist layer.

12. The method according to claim 11 , wherein filling the molten solder in the spaces on the conductive layers includes injecting the molten solder under predetermined injecting pressure and predetermined substrate temperature using an Injection Molded Solder (IMS) method.

13. The method according to claim 11 , wherein filling the conductive paste in the openings of the resist layer includes injecting a conductive paste having metal nanoparticles in a solvent into the spaces on the conductive layers.

14. The method according to claim 13 , wherein injecting the conductive paste includes filling the conductive paste in the spaces using an Injection Molded Solder (IMS) method.

15. The method according to claim 14 , wherein the conductive paste includes at least a metal with solder wettability and higher melting point than materials of the molten solder.

16. The method according to claim 14 , wherein the conductive paste includes at least one of metal selected from the group comprising Sn, Au, Ag, Cu, Pd, Pt, Ni and In.

17. The method according to claim 14 , wherein the predetermined substrate temperature is lower than melting points of metals constituting the conductive layers.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2016
From: AOKI, TOYOHIRO; HISADA, TAKASHI; MORI, HIROYUKI; NAKAMURA, EIJI; ORII, YAKSUMITSU
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 039738/0920 →
Continuity (1)
Related Publication 20180076163A1 · Mar 15, 2018