IP Library › Granted Patent US 10,116,132
Granted Patent B2
US 10,116,132 · App. 14/879,768 · Granted Oct 30, 2018

Device for efficient direct current interruption

Inventors: Gyeong-Ho Lee (Chungcheongbuk-do, KR); Jung-Wook Sim (Sejong-Si, KR); Hae-Yong Park (Chungcheongbuk-do, KR)
Assignee: LSIS CO., LTD.
H02H3/087H01H33/596H01H9/541H01H2009/543
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,116,132
App. No.
14/879,768
Granted
Oct 30, 2018
Kind
B2
Abstract

Disclosed is a direct current (DC) circuit breaker including a first line in which a first high-speed switch and a power semiconductor switch are connected in series; a second line in which a plurality of second high-speed switches, a plurality of pairs of a first non-linear resistor and a power fuse connected in parallel, and a resistor are connected in series; and a third line including a second non-linear resistor. The first line, the second line, and the third line are connected in parallel.

Claims (16)

1. A direct current (DC) circuit breaker comprising:

a first line in which a first high-speed switch and a power semiconductor switch are connected in series;

at least one second line, each of the at least one second line including a plurality of second high-speed switches, a plurality of pairs and a resistor which are connected in series, each of the pairs including a first non-linear resistor and a power fuse connected in parallel with the first non-linear resistor;

a third line including a second non-linear resistor;

a current measuring unit disposed before the first line, the second line, and the third line which are connected in parallel; and

a fast fault detector (FFD) connected to the current measuring unit and configured to transmit an opening signal to the first high-speed switch and the second high-speed switches and the power semiconductor switch,

wherein at least one of the plurality of second high-speed switches are disposed in one end of the pairs, and the other at least one of the plurality of second high-speed switches are disposed in the other end of the pairs,

wherein, in a fault-current interruption mode, the fast fault detector is configured to output a switching control signal such that the first high-speed switch and the second high-speed switch are opened first, and then the power semiconductor switch is opened after a first predetermined time period, and

wherein, when the power semiconductor switch is opened and a second predetermined time period has elapsed, a fault-current is directed to flow to the third line.

2. The DC circuit breaker of claim 1 , wherein the second high-speed switches have a voltage capacity lower than that of the first high-speed switch.

3. The DC circuit breaker of claim 1 , wherein the power semiconductor switch is one of an insulated-gate bipolar transistor (IGBT), and a metal oxide semiconductor field effect transistor (MOSFET), an integrated gate-commutated thyristor (IGCT) and a gate turn-off thyristor (GTO).

4. The DC circuit breaker of claim 1 ,

wherein, in a steady-state current interruption mode, the fast fault detector is configured to output the switching control signal such that the second high-speed switches are opened first, the first high-speed switch is opened after a third predetermined time period, and a turn-off operation of the power semiconductor switch is started after a fourth predetermined time period,

wherein, when the power semiconductor switch is turned off, a rated current is directed to flow to the third line.

5. The DC circuit breaker of claim 1 , wherein the at least one second line comprises a plurality of second lines connected in parallel.

6. The DC circuit breaker consisting of unit devices connected in series, wherein each of the unit devices is the DC circuit breaker of claim 1 , with the first line, the at least one second line and the third line connected in parallel.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 15, 2015
From: LEE, GYEONG-HO; SIM, JUNG-WOOK; PARK, HAE-YONG
To: LSIS CO., LTD.
Reel/Frame 036804/0157 →
Priority Claims (1)
KR 10-2014-0136914 · Oct 10, 2014 · national
Continuity (1)
Related Publication 20160105014A1 · Apr 14, 2016
Cited By (1)
US 12,620,543