IP Library Granted Patent US 10,139,894
Granted Patent B2
US 10,139,894 · App. 15/476,664 · Granted Nov 27, 2018

Heterogeneous network in a modular chassis

Inventors: Frank Szu-Jen Yang (Cupertino, CA); Jason Luo Pang (Cupertino, CA); Eliot Michael Dresselhaus (San Francisco, CA); Dino Farinacci (San Jose, CA); Andreas Demetrios Bovopoulos (Los Gatos, CA); Mark Tehmin Yin (Cupertino, CA)
Assignee: Platina Systems Corp.
G06F1/3287G06F1/183G06F1/3296G06F13/36G06F13/4068H04L12/4633H04L45/507H04L69/22
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,139,894
App. No.
15/476,664
Granted
Nov 27, 2018
Kind
B2
Abstract

In one embodiment, a system includes a number of application-specific integrated circuits (ASICs). The system also includes one or more processors coupled to the ASICs including instructions executable by the processors. The processors being operable when executing the instructions to configure the plurality of ASICs to route data packets using a standard protocol; configure the ASICs to set up a tunnel, using the standard protocol, for moving data packets from one ASIC to another of the number of ASICs; and implement a software overlay to facilitate interaction between the number of ASICs through the tunnel for moving the data packets.

Claims (49)

1. A system comprising:

a plurality of application-specific integrated circuits (ASICs); and

one or more processors coupled to the ASICs comprising instructions executable by the processors, the processors being operable when executing the instructions to:

configure the plurality of ASICs to route data packets using a standard protocol;

configure the ASICs to set up a tunnel, using the standard protocol, for moving data packets from one ASIC to another of the plurality of ASICs; and

implement a software overlay to facilitate interaction between the plurality of ASICs through the tunnel for moving the data packets.

2. The system of claim 1 , wherein the processors are further operable to encode incoming packets with information for moving the packets inside the system.

3. The system of claim 2 , wherein the standard protocol is a multiprotocol label switching (MPLS) protocol, wherein information is encoded using one or more MPLS labels.

4. The system of claim 2 , wherein the standard protocol is an Internet protocol version 4 (IPv4) protocol, wherein information is encoded using one or more IPv4 headers.

5. The system of claim 2 , wherein the processor is further operable to remove the information for moving the packets inside the system.

6. The system of claim 1 , wherein:

the first ASIC has a first architecture; and

the second ASIC has a second architecture.

7. The system of claim 6 , wherein:

the first architecture comprises use of a shallow packet buffer; and

the second architecture comprises use of a deep packet buffer.

8. One or more computer-readable non-transitory storage media embodying software that is operable when executed to:

configure a plurality of ASICs to route data packets using a standard protocol;

configure the ASICs to set up a tunnel, using the standard protocol, for moving data packets from one ASIC to another of the plurality of ASICs; and

implement a software overlay to facilitate interaction between the plurality of ASICs through the tunnel for moving the data packets.

9. The media of claim 8 , wherein the software is further operable to encode incoming packets with information for moving the packets inside the system.

10. The media of claim 9 , wherein:

the standard protocol is a multiprotocol label switching (MPLS) protocol; and

the information is encoded using one or more MPLS labels.

11. The media of claim 9 , wherein:

the standard protocol is an Internet protocol version 4 (IPv4) protocol; and

the information is encoded using one or more IPv4 headers.

12. The media of claim 9 , wherein the processor is further operable to remove the information for moving the packets inside the system.

13. The media of claim 8 , wherein:

the first ASIC has a first architecture; and

the second ASIC has a second architecture.

14. The media of claim 13 , wherein:

the first architecture comprises use of a shallow packet buffer; and

the second architecture comprises use of a deep packet buffer.

15. A method comprising:

configuring a plurality of ASICs to route packets using a standard protocol;

configure the ASICs to set up a tunnel, using the standard protocol, for moving data packets from one ASIC to another of the plurality of ASICs; and

implement a software overlay to facilitate interaction between the plurality of ASICs through the tunnel for moving the data packets.

16. The method of claim 15 , wherein converting the received data packets comprising encoding incoming packets with information for moving the packets inside the system.

17. The method of claim 16 , wherein:

the standard protocol is a multiprotocol label switching (MPLS) protocol; and

the information is encoded using one or more MPLS labels.

18. The method of claim 16 , wherein:

the standard protocol is an Internet protocol version 4 (IPv4) protocol; and

the information is encoded using one or more IPv4 headers.

19. The method of claim 16 , further comprising removing the information for moving the packets inside the system.

20. The method of claim 15 , wherein:

the first ASIC has a first architecture; and

the second ASIC has a second architecture.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 5, 2018
From: YANG, FRANK SZU-JEN; PANG, JASON LUO; DRESSELHAUS, ELIOT MICHAEL; FARINACCI, DINO; BOVOPOULOS, ANDREAS DEMETRIOS; YIN, MARK TEHMIN
To: PLATINA SYSTEMS CORP.
Reel/Frame 046795/0242 →
Continuity (2)
Provisional Application 62317406 · Apr 1, 2016
Related Publication 20170289029A1 · Oct 5, 2017