IP Library › Granted Patent US 10,170,406
Granted Patent B2
US 10,170,406 · App. 15/819,709 · Granted Jan 1, 2019

Trace/via hybrid structure and method of manufacture

Inventors: Daniel J. Buvid (Rochester, MN); Eric J. Campbell (Rochester, MN); Sarah K. Czaplewski (Rochester, MN); Christopher W. Steffen (Rochester, MN)
Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
H01L23/49838H01L21/486H01L23/49816H01L23/49827
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,170,406
App. No.
15/819,709
Granted
Jan 1, 2019
Kind
B2
Abstract

A method of forming an interconnect that includes providing a sacrificial trace structure using an additive forming method. The sacrificial trace structure having a geometry for the interconnect. The method continuous with forming a continuous seed metal layer on the sacrificial trace structure; and removing the sacrificial trace structure, wherein the continuous seed metal layer remains. An interconnect metal layer may be formed on the continuous seed layer. A dielectric material may then be formed on the interconnect metal layer to encapsulate a majority of the interconnect metal layer, wherein ends of the interconnect metal layer are exposed through one surface of the dielectric material to provide an interconnect extending into a dielectric material.

Claims (11)

1. A method of forming an interconnect comprising:

providing a sacrificial trace structure using an additive forming method;

forming a seed metal layer on the sacrificial trace structure;

removing the sacrificial trace structure, wherein the seed metal layer remains;

forming an interconnect metal layer on the continuous seed layer;

forming a dielectric material on the interconnect metal layer to encapsulate a majority of the interconnect metal layer, wherein ends of said interconnect metal layer are exposed to provide said interconnect extending through said dielectric material;

forming a solder bump on said ends of the interconnect metal layer; and

bonding said solder bump to a substrate including at least one microprocessor.

2. The method of claim 1 , wherein the sacrificial trace structure is formed using a three dimensional additive method selected from the group consisting of stereolithography, self-propagating waveguide formation, fused deposition modeling (FDM), selective laser sintering (SLS), continuous liquid interface production (CLIP), digital light processing (DLP), material jetting, and combinations thereof.

3. The method of claim 1 , wherein the metal seed layer is composed of a metal selected from the group consisting of nickel, aluminum, copper, tantalum, titanium, platinum, tin, gold, and combinations thereof.

4. The method of claim 1 , wherein removing the sacrificial trace structure comprises dissolving the polymeric material.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 21, 2017
From: BUVID, DANIEL J.; CAMPBELL, ERIC J.; CZAPLEWSKI, SARAH K.; STEFFEN, CHRISTOPHER W.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 044192/0685 →
Continuity (2)
Division 15347292 · Nov 9, 2016
Related Publication 20180130736A1 · May 10, 2018