IP Library › Granted Patent US 10,170,982
Granted Patent B2
US 10,170,982 · App. 14/513,326 · Granted Jan 1, 2019

Continuous comparator with improved calibration

Inventors: Marinus Wilhelmus Kruiskamp (Den Bosch, NL); Guillaume de Cremoux (Edinburgh, GB)
Assignees: Dialog Semiconductor GmbH; Dialog Semiconductor B.V.
H02M3/156H02M3/157H02M3/1588H03K17/94H02M2001/0025Y02B70/1466Y10T307/865
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,170,982
App. No.
14/513,326
Granted
Jan 1, 2019
Kind
B2
Abstract

An auto-calibrated current sensing comparator is provided. A secondary dynamic comparator shares the same inputs and acts to adjust a calibration control of the current sensing comparator. The calibration control may be in the form of adjusting the offset of the current sensing comparator or adjusting a propagation delay that is added to its output.

Claims (33)

1. A circuit comprising:

a power switch;

a continuous comparator that monitors a current across the power switch;

a dynamic comparator which shares inputs of the continuous comparator;

the dynamic comparator being adapted to provide a logic signal;

a calibration control adapted to calibrate the continuous comparator;

wherein a clock for the dynamic comparator is coupled with a control signal for changing a state of the power switch; and

wherein the calibration control comprises a counter coupled with an output of the dynamic comparator and one of a variable comparator offset or a variable propagation delay that is directly connected to the continuous comparator; the counter being adapted to receive the logic signal;

wherein the counter operates to increment or decrement the variable comparator offset or the variable propagation delay.

2. The circuit of claim 1 , wherein the continuous comparator is a zero crossing comparator.

3. The circuit of claim 1 , wherein the continuous comparator is a current limit comparator.

4. A switched mode power supply including a circuit that comprises:

a power switch;

a continuous comparator that monitors a current across the power switch;

a dynamic comparator which shares inputs of the continuous comparator;

the dynamic comparator being adapted to provide a logic signal;

a calibration control adapted to calibrate the continuous comparator;

wherein a clock for the dynamic comparator is coupled with a control signal for changing a state of the power switch; and

wherein the calibration control comprises a counter coupled with an output of the dynamic comparator and one of a variable comparator offset or a variable propagation delay that is directly connected to the continuous comparator;

the counter being adapted to receive the logic signal; wherein the counter operates to increment or decrement the variable comparator offset or the variable propagation delay.

5. The switched mode power supply of claim 4 , wherein the continuous comparator is a zero crossing comparator.

6. The switched mode power supply of claim 4 , wherein the continuous comparator is a current limit comparator.

7. A method of operating a power switch in a circuit, comprising:

monitoring a current across the power switch with a continuous comparator; and

calibrating the continuous comparator using a calibration control comprising a counter and one of a variable comparator offset or a variable propagation delay that is directly connected to the continuous comparator;

wherein calibrating the continuous comparator is based on an operation of a dynamic comparator which shares inputs of the continuous comparator;

wherein the dynamic comparator is clocked by a control signal for changing a state of the power switch; the dynamic comparator being adapted to provide a logic signal;

wherein an output of the dynamic comparator increments or decrements the counter Which in turn adjusts the calibration applied to the continuous comparator;

the counter being adapted to receive the logic signal.

8. The method of claim 7 , wherein said calibrating the continuous comparator comprises varying one of the offset or the propagation delay that is applied to the continuous comparator.

9. The method of claim 7 , wherein the continuous comparator is a zero crossing comparator or a current limit comparator.

10. The method of claim 7 , wherein the circuit comprises a switched mode power supply.

11. The method of claim 10 , wherein the switched mode power supply comprises a buck converter, boost converter, or a buck-boost converter and wherein one or more continuous comparators are provided, comprising a zero crossing comparator and/or a current limit comparator.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 20, 2014
From: KRUISKAMP, MARINUS WILHELMUS; DE CREMOUX, GUILLAUME
To: DIALOG SEMICONDUCTOR GMBH; DIALOG SEMICONDUCTOR B.V.
Reel/Frame 034216/0142 →
Priority Claims (1)
EP 13191228 · Oct 31, 2013 · regional
Continuity (1)
Related Publication 20150115920A1 · Apr 30, 2015