IP Library › Granted Patent US 10,224,078
Granted Patent B2
US 10,224,078 · App. 15/792,839 · Granted Mar 5, 2019

Semiconductor device and refresh rate control method of semiconductor device based on measured temperature

Inventors: Yoshitsugu Goto (Kawasaki, JP); Makoto Suwada (Kawasaki, JP)
Assignee: FUJITSU LIMITED
G11C7/00G06F13/1636G11C5/04G11C7/04G11C8/12G11C11/40607G11C11/40618G11C11/40626H01L25/00G11C2211/4062
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,224,078
App. No.
15/792,839
Granted
Mar 5, 2019
Kind
B2
Abstract

A semiconductor device in which a plurality of chips each including a memory circuit are stacked, the semiconductor device includes measurement circuitry each of which is disposed in each of a plurality of memory areas of the plurality of chips and each of which measures a temperature, calculation circuitry that calculates a temperature of each of the memory areas based on the temperature measured by the measurement circuitry and a temperature obtained from a thermal resistance model of the semiconductor device, and control circuitry that sets a refresh interval of each of the memory areas based on the temperature of each of the memory areas, which has been calculated by the calculation circuitry, and performs a refresh operation of the memory circuit of each of the memory areas at the set refresh interval.

Claims (15)

1. A semiconductor device in which a plurality of chips each including a memory circuit are stacked, the semiconductor device comprising:

measurement circuitry each of which is disposed in each of a plurality of memory areas of the plurality of chips and each of which measures a temperature;

calculation circuitry that calculates a temperature of each of the memory areas based on the temperature measured by the measurement circuitry and a temperature obtained from a thermal resistance model of the semiconductor device; and

control circuitry that sets a refresh interval of each of the memory areas based on the temperature of each of the memory areas, which has been calculated by the calculation circuitry, and performs a refresh operation of the memory circuit of each of the memory areas at the set refresh interval, and the control circuitry sets the refresh interval according to the temperature for each of the memory areas, which is calculated by the calculation circuitry, by referring to a table indicating setting of the refresh interval for the temperature.

2. The semiconductor device according to claim 1 , further comprising:

an update circuitry that updates a setting value of the thermal resistance model in the memory area in which the measurement circuitry is provided, based on the temperature measured by the measurement circuitry when a temperature difference between the temperature measured by the measurement circuitry and the temperature obtained from the thermal resistance model of the semiconductor device exceeds a specific range.

3. The semiconductor device according to claim 2 , wherein the update circuitry updates the setting value of the thermal resistance model so that the temperature difference between the temperature measured by the measurement circuitry and the temperature obtained from the thermal resistance model of the semiconductor device is reduced.

4. The semiconductor device according to claim 1 , wherein each of the measurement circuitry is disposed in each of the memory areas.

5. The semiconductor device according to claim 1 , wherein the calculation circuitry sets the temperature measured by the measurement circuitry as the temperature of the memory area when a temperature difference between the temperature measured by the measurement circuitry and the temperature obtained from the thermal resistance model of the semiconductor device exceeds a specific range, and sets the temperature obtained from the thermal resistance model of the semiconductor device as the temperature of the memory area when the temperature difference does not exceed the specific range.

6. The semiconductor device according to claim 1 , wherein the memory circuit is a dynamic random access memory circuit.

7. A control method of a semiconductor device in which a plurality of chips each including a memory circuit are stacked, the control method comprising:

measuring a temperature by each of measurement circuitry disposed in each of a plurality of memory areas of the plurality of chips;

calculating a temperature of each of the memory areas based on the temperature measured by the measurement circuitry and a temperature obtained from a thermal resistance model of the semiconductor device;

setting a refresh interval of each of the memory areas based on the calculated temperature of each of the memory areas and setting the refresh interval according to the temperature for each of the memory areas, which is calculated by the calculation circuitry, by referring to a table indicating setting of the refresh interval for the temperature; and

performing a refresh operation of the memory circuit of each of the memory areas at the set refresh interval.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 25, 2017
From: GOTO, YOSHITSUGU; SUWADA, MAKOTO
To: FUJITSU LIMITED
Reel/Frame 043941/0834 →
Priority Claims (1)
JP 2016-239175 · Dec 9, 2016 · national
Continuity (1)
Related Publication 20180166123A1 · Jun 14, 2018
Cited By (2)
US 12,422,907 US 12,685,160