IP Library › Granted Patent US 10,228,736
Granted Patent B2
US 10,228,736 · App. 15/395,156 · Granted Mar 12, 2019

Reset isolation for an embedded safety island in a system on a chip

Inventors: Chunhua Hu (Plano, TX); Venkateswar Reddy Kowkutla (Allen, TX); Charles Fuoco (Allen, TX)
Assignee: TEXAS INSTRUMENTS INCORPORATED
G06F1/24
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,228,736
App. No.
15/395,156
Granted
Mar 12, 2019
Kind
B2
Abstract

The reset isolation mechanism describes an embedded safety island inside a system on a chip which reduces the overall system cost while achieving functional safety. The safety island ensures an orderly shutdown of all or part of the rest of the system on a chip without the possibility of a safety island hang due to incomplete transactions at the time of the reset.

Claims (39)

1. A method to provide reset isolation in a system on a chip (SoC), the method comprising:

receiving, at a safety island on the SoC, a reset request supplied by logic of the SoC external to the safety island;

using a reset manager of the safety island to cause a plurality of reset control signals to be asserted at least partially in response to receiving the reset request;

terminating transactions between the safety island and the logic of the SoC external to the safety island that are received after the assertion of the plurality of reset control signals;

continuing processing transactions in the safety island that were received prior to the assertion of the plurality of reset control signals and transactions in the logic of the SoC external to the safety island that were received prior to the assertion of the plurality of reset control signals;

monitoring data flow between the safety island and the logic of the SoC external to the safety island to determine when the processing of transactions in the safety island that were received prior to the assertion of the plurality of reset control signals and transactions in the logic of the SoC external to the safety island that were received prior to the assertion of the plurality of reset control signals are completed; and

permitting reset of the logic of the SoC external to the safety island when the monitoring of the data flow between the safety island and the logic of the SoC external to the safety island indicates that the processing of the transactions in the safety island that were received prior to the assertion of the plurality of reset control signals and the transactions in the logic of the SoC external to the safety island that were received prior to the assertion of the plurality of reset control signals is completed.

2. The method of claim 1 , wherein the logic of the SoC external to the safety island includes all logic of the SoC other than the safety island.

3. The method of claim 1 , wherein the plurality of reset control signals includes:

a first reset control signal to control transactions initiated by the safety island; and

a second reset control signal to control transactions initiated by the logic of the SoC external to the safety island.

4. The method of claim 1 , wherein monitoring the data flow between the safety island and the logic of the SoC external to the safety island includes:

using tracking logic of the safety island to monitor a first count of transactions sent from the safety island to the logic of the SoC external to the safety island prior to the assertion of the plurality of reset control signals; and

using the tracking logic of the safety island to monitor a second count of transactions sent from the logic of the SoC external to the safety island to the safety island prior to the assertion of the plurality of reset control signals.

5. The method of claim 4 , wherein:

for each of the transactions sent from the safety island to the logic of the SoC external to the safety island prior to the assertion of the plurality of reset control signals, the completion of the transaction reduces the first count by one; and

for each of the transactions sent from the logic of the SoC external to the safety island to the safety island prior to the assertion of the plurality of reset control signals, the completion of the transaction reduces the second count by one.

6. The method of claim 5 , wherein the processing of transactions in the safety island that were received prior to the assertion of the plurality of reset control signals and transactions in the logic of the SoC external to the safety island that were received prior to the assertion of the plurality of reset control signals is determined to be completed when the first count is equal to zero and when the second count is equal to zero.

7. The method of claim 6 , wherein:

when the first count is equal to zero, a first acknowledgement signal is to be sent from the safety island to the logic of the SoC external to the safety island via a first bridge coupling the safety island to the logic of the SoC external to the safety island; and

when the second count is equal to zero, a second acknowledgement signal is to be sent from the logic of the SoC external to the safety island to the safety island via a second bridge coupling the safety island to the logic of the SoC external to the safety island.

8. The method of claim 7 , wherein the processing of transactions in the safety island that were received prior to the assertion of the plurality of reset control signals and transactions in the logic of the SoC external to the safety island that were received prior to the assertion of the plurality of reset control signals is determined to be completed when a logic AND of the first acknowledgement signal and the second acknowledgement signal indicates no more pending transactions.

9. An electronic device comprising:

a safety island;

logic external to the safety island;

wherein the safety island is configured to:

receive a reset request supplied by the logic external to the safety island;

cause a plurality of reset control signals to be asserted at least partially in response to receiving the reset request;

terminate transactions between the safety island and the logic of the SoC external to the safety island that are received after the assertion of the plurality of reset control signals; and

continue processing transactions in the safety island that were received prior to the assertion of the plurality of reset control signals;

wherein the logic external to the safety island is, after the assertion of the plurality of reset control signals, configured to:

continue processing transactions in the logic external to the safety island that were received prior to the assertion of the plurality of reset control signals;

wherein the safety island is further configured to:

monitor data flow between the safety island and the logic external to the safety island to determine when the processing of transactions in the safety island that were received prior to the assertion of the plurality of reset control signals and transactions in the logic external to the safety island that were received prior to the assertion of the plurality of reset control signals are completed; and

permit reset of the logic external to the safety island when the monitoring of the data flow between the safety island and the logic external to the safety island indicates that the processing of the transactions in the safety island that were received prior to the assertion of the plurality of reset control signals and the transactions in the logic external to the safety island that were received prior to the assertion of the plurality of reset control signals is completed.

10. The electronic device of claim 9 , wherein the safety island is an embedded safety island of a system on a chip (SoC) and the logic external to the safety island includes all logic of the SoC other than the safety island.

11. The electronic device of claim 9 , wherein the plurality of reset control signals includes:

a first reset control signal to control transactions initiated by the safety island; and

a second reset control signal to control transactions initiated by the logic external to the safety island.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2017
From: HU, CHUNHUA; KOWKUTLA, VENKATESWAR REDDY; FUOCO, CHARLES
To: TEXAS INSTRUMENTS INCORPORATED
Reel/Frame 041013/0591 →
Continuity (1)
Related Publication 20180189156A1 · Jul 5, 2018