IP Library › Granted Patent US 10,229,366
Granted Patent B2
US 10,229,366 · App. 15/896,651 · Granted Mar 12, 2019

Optimizing physical parameters in fault-tolerant quantum computing to reduce frequency crowding

Inventors: Jay M. Gambetta (Yorktown Heights, NY); Easwar Magesan (Yorktown Heights, NY)
Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
G06N99/002G06N99/00H03K19/00346H03M13/005H03M13/01H03M13/154H03M13/1575
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,229,366
App. No.
15/896,651
Granted
Mar 12, 2019
Kind
B2
Abstract

A technique relates to quantum error correction. Code qubits are configured as target qubits, and the code qubits have a first dephasing time and a first anharmonicity. Syndrome qubits are configured as control qubits, and the syndrome qubits have a second dephasing time and a second anharmonicity. The target qubits and the control qubits are configured to form one or more controlled not (CNOT) gates. The first dephasing time is greater than the second dephasing time and the second anharmonicity is greater than the first anharmonicity.

Claims (26)

1. A quantum error correction circuit comprising:

a syndrome qubit; and

code qubits each coupled to the syndrome qubit to form controlled not (CNOT) gates, each of the code qubits being target qubits and the syndrome qubit being a control qubit, wherein the syndrome qubit is measured to obtain a parity, and wherein the syndrome qubit is a fixed state.

2. The quantum error correction circuit of claim 1 , wherein the code qubits are not coupled together.

3. The quantum error correction circuit of claim 1 , wherein the code qubits are in a superposition of states.

4. The quantum error correction circuit of claim 1 , wherein the code qubits are configured to be coupled together.

5. The quantum error correction circuit of claim 1 , wherein the syndrome qubit is a fixed state.

6. The quantum error correction circuit of claim 1 , wherein the code qubits have a first dephasing time.

7. The quantum error correction circuit of claim 6 , wherein the code qubits have a first anharmonicity.

8. The quantum error correction circuit of claim 7 , wherein the syndrome qubit has a second dephasing time.

9. The quantum error correction circuit of claim 8 , wherein the syndrome qubit has a second anharmonicity.

10. The quantum error correction circuit of claim 9 , wherein the first dephasing time is different from the second dephasing time.

11. The quantum error correction circuit of claim 9 , wherein the first anharmonicity is different from the second anharmonicity.

12. A method of configuring a quantum error correction circuit, the method comprising:

providing a syndrome qubit; and

providing code qubits each coupled to the syndrome qubit to form controlled not (CNOT) gates, each of the code qubits being target qubits and the syndrome qubit being a control qubit, wherein the syndrome qubit is measured to obtain a parity, and wherein the code qubits are in a superposition of states.

13. The method of claim 12 , wherein the code qubits are configured to be coupled together.

14. The method of claim 12 , wherein the syndrome qubit is a fixed state.

15. The method of claim 12 , wherein the code qubits have a first dephasing time; and

wherein the syndrome qubit has a second dephasing time.

16. The method of claim 15 , wherein the code qubits have a first anharmonicity; and

wherein the syndrome qubit has a second anharmonicity.

17. The method of claim 15 , wherein the first dephasing time is different from the second dephasing time.

18. A lattice arrangement for quantum error correction comprising:

rows of code qubits; and

rows of syndrome qubits arranged between the rows of code qubits, wherein one syndrome qubit of the syndrome qubits is configured to control four code qubits of the code qubits in a controlled not (CNOT) gate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 14, 2018
From: GAMBETTA, JAY M.; MAGESAN, EASWAR
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 044930/0929 →
Continuity (2)
Continuation 15473011 · Mar 29, 2017
Related Publication 20180285761A1 · Oct 4, 2018
Cited By (1)
US 12,718,975