IP Library Granted Patent US 10,236,213
Granted Patent B1
US 10,236,213 · App. 15/917,940 · Granted Mar 19, 2019

Gate cut structure with liner spacer and related method

Inventors: Shesh M. Pandey (Saratoga Springs, NY); Jiehui Shu (Clifton Park, NY); Hui Zang (Guilderland, NY); Laertis Economikos (Wappingers Falls, NY)
Assignee: GLOBALFOUNDRIES INC.
H01L21/823437H01L21/823481H01L29/6653H01L29/66545H01L29/66795H01L29/785H01L21/31122
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,236,213
App. No.
15/917,940
Granted
Mar 19, 2019
Kind
B1
Abstract

A gate cut structure for finFETs, and a related method, are disclosed. The gate cut structure separates and electrically isolates an end of a first metal gate conductor of a first finFET from an end of a second metal gate conductor of a second finFET. The gate cut structure includes a body contacting the end of the first and second metal gate conductors. A liner spacer separates a lower portion of the body from an interlayer dielectric (ILD), and an upper portion of the body contacts the ILD. During formation, the liner spacer allows for a larger gate cut opening to be used to allow quality cleaning of the gate cut opening, but also reduction in size of the spacing between metal gate conductor ends of the finFETs. In one example, the body may have a lower portion having a width less than an upper portion thereof.

Claims (18)

1. A fin-type field effect transistor (finFET) structure, comprising:

a substrate;

a first finFET on the substrate, the first finFET having a first semiconductor fin and a first metal gate conductor over the first semiconductor fin;

a second finFET on the substrate, the second finFET having a second semiconductor fin and a second metal gate conductor over the second semiconductor fin;

an interlayer dielectric about the first finFET and the second finFET; and

a gate cut structure electrically isolating an end of the first metal gate conductor from an end of the second metal gate conductor to electrically isolate the first and second finFETs, wherein the gate cut structure includes a body and a liner spacer,

wherein the body has a lower portion and an upper portion,

wherein the upper portion of the body contacts the interlayer dielectric and the liner spacer separates the lower portion of the body from the interlayer dielectric.

2. The finFET structure of claim 1 , wherein the upper portion and the lower portion of the body contacts the end of the first metal gate conductor and the end of the second metal gate conductor.

3. The finFET structure of claim 1 , wherein the lower portion of the body has a width less than the upper portion of the body.

4. The finFET structure of claim 3 , wherein the lower portion has a width less than or equal to approximately 24 nanometers.

5. The finFET structure of claim 1 , wherein the liner spacer extends underneath the body.

6. The finFET structure of claim 1 , wherein the body has a cross-sectional T-shape.

7. A gate cut structure for fin-type field effect transistors (finFET), the gate cut structure comprising:

a gate cut structure electrically isolating an end of a first metal gate conductor of a first finFET from an end of a second metal gate conductor of a second finFET,

wherein the gate cut structure includes a body contacting the end of the first metal gate conductor and the end of the second metal gate conductor, and a liner spacer separating only a portion of the body from an interlayer dielectric extending about the first and second finFETs.

8. The gate cut structure of claim 7 , wherein the body has a lower portion and an upper portion, the lower portion having a width less than the upper portion.

9. The gate cut structure of claim 8 , wherein the upper portion of the body contacts the interlayer dielectric and the liner spacer separates the lower portion of the body from the interlayer dielectric.

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded May 12, 2021
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 056987/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2020
From: GLOBALFOUNDRIES INC.
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 054633/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 12, 2018
From: PANDEY, SHESH M.; SHU, JIEHUI; ZANG, HUI; ECONOMIKOS, LAERTIS
To: GLOBALFOUNDRIES INC.
Reel/Frame 045172/0400 →
Cited By (4)
US 12,426,346 US 12,527,047 US 12,635,225 US 12,684,798