IP Library Granted Patent US 10,236,308
Granted Patent B2
US 10,236,308 · App. 15/635,479 · Granted Mar 19, 2019

Thin film transistor, manufacturing method thereof, and display device having the same

Inventors: Jun Hee Lee (Yongin-si, KR); In Jun Bae (Yongin-si, KR)
Assignee: SAMSUNG DISPLAY CO., LTD.
H01L27/1248H01L27/1262H01L29/78618H01L29/78633H01L29/78696H01L27/1222H01L27/3262
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,236,308
App. No.
15/635,479
Filed
Jun 28, 2017
Granted
Mar 19, 2019
Kind
B2
Art Unit
2895
USPC
257/72
Abstract

A thin film transistor includes a first blocking layer disposed on a substrate, and an active pattern disposed on the first blocking layer. The active pattern includes a source region, a drain region, and a channel region disposed between the source region and the drain region. The thin film transistor further includes a gate electrode disposed on the active pattern. The channel region corresponds to a portion of the active pattern overlapped by the gate electrode. The thin film transistor additionally includes a source electrode connected to the source region, and a drain electrode connected to the drain region. The active pattern includes a first part and a second part. The first part partially overlaps with the first blocking layer, and the first part and the second part have different thicknesses from each other.

Claims (50)

1. A thin film transistor comprising:

a first blocking layer disposed on a substrate;

an active pattern disposed on the first blocking layer, wherein the active pattern includes a source region, a drain region, and a channel region disposed between the source region and the drain region;

a gate electrode disposed on the active pattern, wherein the channel region corresponds to a portion of the active pattern overlapped by the gate electrode; and

a source electrode connected to the source region, and a drain electrode connected to the drain region,

wherein the active pattern includes a first part and a second part, wherein the first part partially overlaps with the first blocking layer, and the first part and the second part have different thicknesses from each other, wherein the second part of the active pattern does not overlap with the first blocking layer.

2. The thin film transistor of claim 1 , wherein a thickness of the first part of the active pattern is less than a thickness of the second part of the active pattern.

3. The thin film transistor of claim 1 , wherein the drain region partially overlaps with the first blocking layer.

4. The thin film transistor of claim 3 , wherein the active pattern further comprises a drain-channel contact part disposed between the drain region and the channel region,

wherein the drain-channel contact part overlaps with the first blocking layer.

5. The thin film transistor of claim 4 , wherein the drain-channel contact part is covered by the first blocking layer to block light that is incident onto a surface of the substrate, on which the active pattern is not disposed.

6. The thin film transistor of claim 5 , wherein the drain-channel contact part partially extends into the channel region from a point at which the channel region and the drain region are in contact with each other.

7. The thin film transistor of claim 6 , wherein the drain-channel contact part has a width of about 3.5 μm or more.

8. The thin film transistor of claim 1 , further comprising a second blocking layer partially overlapping with the drain region and the channel region, and

wherein the first blocking layer partially overlaps with the source region and the channel region.

9. The thin film transistor of claim 8 , wherein the first blocking layer and the second blocking layer are disposed in the same layer.

10. The thin film transistor of claim 8 , wherein the active pattern further comprises a source-channel contact part disposed between the source region and the channel region, and a drain-channel contact part disposed between the drain region and the channel region,

wherein the source-channel contact part overlaps with the first blocking layer, and the drain-channel contact part overlaps with the second blocking layer.

11. The thin film transistor of claim 10 , wherein the source-channel contact part is covered by the first blocking layer to block light that is incident onto a surface of the substrate, on which the active pattern is not disposed, and

wherein the drain-channel contact part is covered by the second blocking layer to block light that is incident onto the first surface of the substrate.

12. The thin film transistor of claim 11 , wherein the source-channel contact part partially extends into the channel region from a point at which the channel region and the source region are in contact with each other, and

wherein the drain-channel contact part partially extends into the channel region from a point at which the channel region and the drain region are in contact with each other.

13. The thin film transistor of claim 12 , wherein each of the source-channel contact part and the drain-channel contact part has a width of about 3.5 μm or more.

14. The thin film transistor of claim 1 , wherein the first blocking layer overlaps with the channel region, the source region, and the drain region.

15. The thin film transistor of claim 1 , wherein the first blocking, layer includes a metal.

16. A thin film transistor comprising:

first blocking layer disposed on a substrate;

an active pattern disposed on the first blocking layer, wherein the active pattern includes a source region, a drain region, and a channel region disposed between the source region and the drain region;

a gate electrode disposed on the active pattern, wherein the channel region corresponds to a portion of the active pattern overlapped by the gate electrode; and

a source electrode connected to the source region, and a drain electrode connected to the drain region,

wherein the active pattern includes a first part and a second part, wherein the first part partially overlaps with the first blocking layer, wherein a thickness of the first part of the active pattern extending from a first edge of the first blocking layer to a second edge of the first blocking layer is constant and less than a thickness of the second part of the active pattern.

17. The thin film transistor of claim 16 , wherein the second part of the active pattern does not overlap with the first blocking layer.

18. The thin film transistor of claim 16 , wherein the drain region partially overlaps with the first blocking layer.

19. The thin film transistor of claim 18 , wherein the active pattern further comprises a drain-channel contact part disposed between the drain region and the channel region,

wherein the drain-channel contact part overlaps with the first blocking layer.

20. The thin film transistor of claim 19 , wherein the drain-channel contact part is covered by the first blocking layer to block light that is incident onto a surface of the substrate, on which the active pattern is not disposed.

21. The thin film transistor of claim 20 , wherein the drain-channel contact part partially extends into the channel region from a point at which the channel region and the drain region are in contact with each other.

22. The thin film transistor of claim 21 , wherein the drain-channel contact part has a width of about 3.5 μm or more.

23. The thin film transistor of claim 16 , further comprising a second blocking layer partially overlapping with the drain region and the channel region, and

wherein the first blocking layer partially overlaps with the source region and the channel region.

24. The thin film transistor of claim 23 , wherein the first blocking layer and the second blocking layer are disposed in the same layer.

25. The thin film transistor of claim 23 , wherein the active pattern further comprises a source-channel contact part disposed between the source region and the channel region, and a drain-channel contact part disposed between the drain region and the channel region,

wherein the source-channel contact part overlaps with the first blocking layer, and the drain-channel contact part overlaps with the second blocking layer.

26. The thin film transistor of claim 25 , wherein the source-channel contact part is covered by the first blocking layer to block light that is incident onto a surface of the substrate, on which the active pattern is not disposed, and

wherein the drain-channel contact part is covered by the second blocking layer to block light that is incident onto the first surface of the substrate.

27. The thin film transistor of claim 26 , wherein the source-channel contact part partially extends into the channel region from a point at which the channel region and the source region are in contact with each other, and

wherein the drain-channel contact part partially extends into the channel region from a point at which the channel region and the drain region are in contact with each other.

28. The thin film transistor of claim 27 , wherein each of the source-channel contact part and the drain-channel contact part has a width of about 3.5 μm or more.

29. The thin film transistor of claim 16 , wherein the first blocking layer overlaps with the channel region, the source region, and the drain region.

30. The thin film transistor of claim 16 , wherein the first blocking layer includes a metal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 28, 2017
From: LEE, JUN HEE; BAE, IN JUN
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 042843/0897 →
Priority Claims (1)
KR 10-2016-0147004 · Nov 4, 2016 · national
Continuity (1)
Related Publication 20180130827A1 · May 10, 2018
Cited By (2)
US 12,426,446 US 12,696,633