IP Library › Granted Patent US 10,249,665
Granted Patent B2
US 10,249,665 · App. 12/805,090 · Granted Apr 2, 2019

Solid-state imaging device and method of manufacturing solid-state imaging device

Inventors: Yuichi Yamamoto (Kanagawa, JP); Hayato Iwamoto (Kanagawa, JP)
Assignee: Sony Corporation
H01L27/14627H01L21/76898H01L23/481H01L27/1464H01L27/14601H01L27/14625H01L27/14632H01L27/14643H01L27/14687H01L27/14689H01L2924/0002Y10S438/975
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,249,665
App. No.
12/805,090
Granted
Apr 2, 2019
Kind
B2
Abstract

A solid state imaging device having a back-illuminated type structure in which a lens is formed on the back side of a silicon layer with a light-receiving sensor portion being formed thereon. Insulating layers are buried into the silicon layer around an image pickup region, with the insulating layer being buried around a contact layer that connects an electrode layer of a pad portion and an interconnection layer of the surface side. A method of manufacturing such a solid-state imaging device is also provided.

Claims (29)

1. A solid-state image pickup device comprising:

an insulating layer between a first semiconductor substrate and a second semiconductor substrate, the second semiconductor substrate is between an electrode layer and the insulating layer;

an adhesive layer between the insulating layer and the first semiconductor substrate;

an electrically-insulative planarized layer between an on-chip lens and a light-receiving sensor portion of the second semiconductor substrate, the second semiconductor substrate is between the insulating layer and the planarized layer;

an electrically-insulative alignment mark between the planarized layer and the insulating layer, the insulating layer and the planarized layer touch the alignment mark; and

a metal layer between the electrode layer and the insulating layer, the insulating layer and the electrode layer touch the metal layer.

2. A solid-state image pickup device according to claim 1 , wherein the adhesive layer is a film of an oxide.

3. A solid-state image pickup device according to claim 2 , wherein the oxide is a silicon oxide.

4. A solid-state image pickup device according to claim 1 , wherein the alignment mark and the metal layer extend completely through the second semiconductor substrate and partially into the insulating layer.

5. A solid-state image pickup device according to claim 4 , wherein a different portion of the second semiconductor substrate is between the metal layer and the alignment mark.

6. A solid-state image pickup device according to claim 1 , wherein the first semiconductor substrate is silicon.

7. A solid-state image pickup device according to claim 1 , wherein the second semiconductor substrate is silicon.

8. A solid-state image pickup device according to claim 1 , wherein the alignment mark is a silicon oxide.

9. A solid-state image pickup device according to claim 1 , wherein the insulating layer is an insulating material and the planarized layer is the insulating material.

10. A solid-state image pickup device according to claim 1 , wherein the electrode layer touches the planarized layer.

11. A solid-state image pickup device according to claim 1 , wherein the light-receiving sensor portion is configured to effect photoelectric-conversion.

12. A solid-state image pickup device according to claim 1 , wherein a portion of the metal layer at the electrode layer is wider than a portion of the metal layer at the insulating layer.

13. A solid-state image pickup device according to claim 1 , wherein a reflectivity of the alignment mark differs from a reflectivity of the second semiconductor substrate.

14. A solid-state image pickup device according to claim 1 , further comprising:

an interconnection layer within the interlayer insulator.

15. A solid-state image pickup device according to claim 14 , wherein the metal layer touches the electrode layer and the interconnection layer.

16. A solid-state image pickup device according to claim 1 , further comprising:

a color filter between the light-receiving sensor portion and the on-chip lens.

17. A solid-state image pickup device according to claim 16 , wherein the color filter is between the on-chip lens and the planarized layer.

18. A solid-state image pickup device according to claim 1 , further comprising:

a different alignment mark within the insulating layer.

19. A solid-state image pickup device according to claim 18 , wherein the light-receiving sensor portion of the second semiconductor substrate is between the alignment mark and the different alignment mark.

20. A solid-state image pickup device according to claim 18 , wherein the different alignment mark extends completely through the second semiconductor substrate and terminates at a boundary between the planarized layer and the second semiconductor substrate.

21. A solid-state image pickup device according to claim 18 , wherein in a plan view of the solid-state image pickup device, an image pickup region is between the alignment mark and the different alignment mark.

Priority Claims (1)
JP 2003-386933 · Nov 17, 2003 · national
Continuity (4)
Continuation 11723241 · Mar 19, 2007
Division 11441112 · May 26, 2006
Division 10979116 · Nov 3, 2004
Related Publication 20100301439A1 · Dec 2, 2010
Cited By (1)
US 12,364,029