IP Library Granted Patent US 10,276,501
Granted Patent B2
US 10,276,501 · App. 15/437,772 · Granted Apr 30, 2019

Formation of liner and metal conductor

Inventors: Daniel C Edelstein (White Plains, NY); Chih-Chao Yang (Glenmont, NY)
Assignee: International Business Machines Corporation
H01L23/53238H01L21/02247H01L21/3212H01L21/76826H01L21/76831H01L21/76843H01L21/76855H01L21/76883H01L23/53209H01L23/53223H01L23/53252H01L23/53266
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,276,501
App. No.
15/437,772
Granted
Apr 30, 2019
Kind
B2
Abstract

An integrated circuit device includes a substrate including a dielectric layer patterned with a set of conductive line trenches, each conductive line trench having parallel vertical sidewalls and a horizontal bottom. A liner which is an alloy of a first metal and a selected element formed at interfaces of the metal layer and a surface of the dielectric and is created by an anneal and reflow process. The first metal having a first conductivity in a pure form. A second metal layer fills the set of conductive line trenches, the second metal having a second conductivity higher than the first conductivity.

Claims (20)

1. An integrated circuit device comprising:

a substrate including a dielectric layer patterned with a set of conductive line trenches, each conductive line trench having parallel vertical sidewalls and a horizontal bottom, wherein the vertical sidewalls and horizontal bottoms have an element enriched surface layer in which a concentration of a selected element is increased relative to a remainder of the dielectric layer;

a liner which is an alloy of a first metal and the selected element, the liner formed in the element enriched surface layer of the dielectric layer, the first metal having a first conductivity in a pure form, the liner being a first barrier layer; and

a second metal layer comprised of a second metal, the second metal layer in contact with the liner formed in the dielectric layer, the second metal layer entirely filling the set of conductive line trenches, the second metal having a second conductivity higher than the first conductivity.

2. The device as recited in claim 1 wherein the first metal is aluminum and the selected element is nitrogen.

3. The device as recited in claim 2 , wherein the liner is comprised of an alloy selected from the group consisting of AlN and Al(N, Si), and Al(N, Si, Mn).

4. The device as recited in claim 1 , wherein the first metal is comprised of a metal selected from the group consisting of Al, Co, Ru, Ir, Rh, W, Mn and Ni.

5. The device as recited in claim 1 , wherein the selected element is selected from the group consisting of N, Si, C, and O.

6. The device as recited in claim 1 , wherein the second metal layer in the set of conductive lines trenches has a top surface which is coplanar with a top surface of the dielectric in field areas of the dielectric layer.

7. The device as recited in claim 1 wherein the liner is comprised of an alloy AB wherein A is a metal selected from the group consisting of Al, Co, Ru, Ir, Rh, Mn, Ni and B is a selected element selected from the group consisting of N, Si, C, and O.

8. The device as recited in claim 1 further comprised of a second barrier layer disposed between the liner and the second metal layers.

9. The device as recited in claim 1 wherein the liner is further comprised of a manganese alloy.

10. An integrated circuit device comprising:

a substrate including a dielectric layer patterned with a set of conductive line trenches, each conductive line trench having parallel vertical sidewalls and a horizontal bottom, wherein the vertical sidewalls and horizontal bottom have an element enriched surface layer in which the concentration of a selected element is increased relative to a remainder of the dielectric layer;

a liner which is an alloy of a first metal and the selected element, the liner formed in the element enriched surface layer of the dielectric layer, the first metal having a first conductivity in a pure form; and

a second metal layer in contact with the liner formed in the dielectric layer and filling the set of conductive line trenches, the second metal layer having a rectangular cross-section and a top surface coplanar with a top surface of the dielectric layer, the second metal having a second conductivity higher than the first conductivity.

11. The device as recited in claim 10 , wherein the liner is a barrier layer to diffusion.

12. The device as recited in claim 10 , wherein each of the set of conductive lines is formed from a single layer of the second metal.

13. The device as recited in claim 10 , wherein the first metal is comprised of a metal selected from the group consisting of Co, Ru, Ir, Rh, W, Mn and Ni.

14. The device as recited in claim 10 , wherein the selected element is selected from the group consisting of C and O.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 21, 2017
From: EDELSTEIN, DANIEL C; YANG, CHIH-CHAO
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 041316/0464 →
Continuity (2)
Division 15217631 · Jul 22, 2016
Related Publication 20180025989A1 · Jan 25, 2018