IP Library › Granted Patent US 10,304,707
Granted Patent B2
US 10,304,707 · App. 14/887,959 · Granted May 28, 2019

Load lock interface and integrated post-processing module

Inventors: David Trussell (Fremont, CA); Richard Gould (Fremont, CA); John Daugherty (Fremont, CA)
Assignee: LAM RESEARCH CORPORATION
H01L21/67201H01L21/6732H01L21/67063H01L21/67161H01L21/67207H01L21/67727H01L21/67742H01L21/67745H01L21/67757H01L21/67766
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,304,707
App. No.
14/887,959
Granted
May 28, 2019
Kind
B2
Abstract

A load lock assembly includes a first load lock connected between an equipment front end module (EFEM) and a wafer transport module, the EFEM being at a lab ambient condition, the wafer transport module being at a vacuum condition, the wafer transport module being part of a wafer transport assembly that is configured to transport wafers to and from one or more process modules that are connected to the wafer transport assembly; a second load lock disposed over the first load lock, the second load lock connected between the EFEM and the wafer transport module; a post-processing module disposed over the second load lock, the post-processing module configured for performing a post-processing operation on a processed wafer that has been processed in at least one of the process modules that are connected to the wafer transport assembly, the post-processing module being configured for connection to the wafer transport module.

Claims (17)

1. A load lock assembly, comprising:

a first load lock configured for connection between an equipment front end module (EFEM) and a wafer transport module, the EFEM being maintained at a lab ambient condition, the wafer transport module being maintained at a vacuum condition, the wafer transport module being part of a wafer transport assembly that is configured to transport wafers to and from one or more process modules that are connected to the wafer transport assembly;

a second load lock disposed over the first load lock, the second load lock configured for connection between the EFEM and the wafer transport module; and

a post-processing module disposed over the second load lock, the post-processing module configured for performing, within the post-processing module, a post-processing operation on a processed wafer that has been processed in at least one of the process modules that are connected to the wafer transport assembly and subsequently transferred into the post-processing module, the post-processing module being configured for connection to the wafer transport module.

2. The load lock assembly of claim 1 , wherein the post-processing module is stacked over the second load lock, and wherein the second load lock is stacked over the first load lock.

3. The load lock assembly of claim 1 ,

wherein the first load lock is configured for movement of wafers from the EFEM into the wafer transport module; and

wherein the second load lock is configured for movement of wafers from the wafer transport module to the EFEM.

4. The load lock assembly of claim 1 , wherein the post-processing module is configured to perform a strip process or a passivation process on the processed wafer.

5. The load lock assembly of claim 1 , further comprising:

a third load lock disposed adjacent to the first load lock, the third load lock configured for connection between the EFEM and the wafer transport module;

a fourth load lock disposed over the third load lock and adjacent to the second load lock, the fourth load lock configured for connection between the EFEM and the wafer transport module; and

a second post-processing module disposed over the fourth load lock, the second post-processing module configured for performing a post-processing operation on a processed wafer, the second post-processing module being configured for connection to the wafer transport module.

6. The load lock assembly of claim 5 , wherein the second post-processing module is stacked over the fourth load lock, and wherein the fourth load lock is stacked over the third load lock.

7. The load lock assembly of claim 5 ,

wherein the first and second load locks are configured for movement of wafers from the EFEM into the wafer transport module; and

wherein the third and fourth load locks are configured for movement of wafers from the wafer transport module into the EFEM.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 26, 2016
From: TRUSSELL, DAVID; GOULD, RICHARD; DAUGHERTY, JOHN
To: LAM RESEARCH CORPORATION
Reel/Frame 037844/0595 →
Continuity (1)
Related Publication 20170110351A1 · Apr 20, 2017