IP Library Granted Patent US 10,312,889
Granted Patent B2
US 10,312,889 · App. 15/605,541 · Granted Jun 4, 2019

Clock signal generator

Inventors: Denis Pache (Grenoble, FR); Stephane Le Tual (Saint-Egreve, FR); Hanae Zegmout (Saint-Vincent-de-Mercuze, FR)
Assignee: STMicroelectronics SA
H03K3/42G06F1/105H01L31/08H03K3/36H03M1/1255
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,312,889
App. No.
15/605,541
Granted
Jun 4, 2019
Kind
B2
Abstract

The present disclosure relates to a device for generating a clock signal including a first photoresistor coupling a capacitive output node to a node receiving a first potential. A second photoresistor couples the capacitive node to a node receiving a second potential. The first and second photoresistors receive the same optical pulses of a mode-locked laser at instants in time offset by a first delay.

Claims (45)

1. A device for generating a clock signal, comprising:

a first photoresistor coupling a capacitive output node to a node configured to receive a first potential; and

a second photoresistor coupling the capacitive node to a node configured to receive a second potential; and

wherein the first and second photoresistors are configured to receive optical pulses at instants in time that are offset by a first delay to generate the clock signal on the capacitive node;

a first optical splitter configured to transmit the optical pulses to first and second waveguides having different lengths; wherein each photoresistor includes a germanium region on an extension of a flared portion of a silicon core of one of the first and second waveguides.

2. The device according to claim 1 , wherein the first delay is substantially between 20 and 100 ps.

3. The device according to claim 1 , wherein the product of a value of the capacitance of the capacitive node and a resistance value of each photoresistor in an on state is less than substantially 3 ps.

4. The device according to claim 1 , wherein each photoresistor has during receipt of the optical pulses a resistance value in the on state of less than substantially 50 ohms.

5. The device according to claim 1 , wherein a center wavelength of the optical pulses is substantially between 1 . 3 and 1 . 8 μm, and each photoresistor comprises a germanium region doped to less than substantially 5*10 16 atoms/cm 3 and including two contact regions formed in the germanium region and separated by a distance of substantially between 3 and 9 μm.

6. The device according to claim 1 , wherein the product of a value of the capacitance of the capacitive node and a resistance value of each photoresistor in the off state is greater than substantially 2 ns.

7. A device for generating a clock signal, comprising:

first and second clock circuits configured to receive optical pulses at instants in time that are offset by a first delay, each of the first and second clock circuits including first and second photoresistors and the photoresistors of the first and second clock circuits being coupled to first and second capacitive output nodes, respectively, and the first and second clock circuits configured generate first and second electronic signals on the first and second capacitive output nodes responsive to the received optical pulses; and

a flip-flop circuit having first and second inputs coupled to the first and second capacitive nodes, respectively, and having an output, the flip-flop circuit configured to generate the clock signal on an output responsive to the first and second electronic signals, and wherein the flip-flop circuit includes a differential-type logic circuit including:

first and second current mode logic cells, each current mode logic cell including first and second differential inputs and a differential output, the first current mode logic cell including its first differential inputs coupled to receive the first electronic signal, its second differential inputs coupled to the differential outputs of the second current mode logic cell, and its differential outputs coupled to the first differential inputs of the second current mode logic cell, the second differential inputs of the second current mode logic signal coupled to receive the second electronic signal.

8. The device according to claim 7 further comprising:

a first waveguide having a first length coupled to the first clock circuit;

a second waveguide having a second length that is different than the first length coupled to the second clock circuit; and

a first optical splitter configured to receive a pulsed laser signal and to split the pulsed laser signal to thereby transmit the optical pulses through the first and second waveguides to the first and second clock circuits.

9. The device according to claim 8 , where each of the first and second clock circuits further comprises:

a third waveguide having a third length coupled to the corresponding first photoresistor;

a fourth waveguide having a fourth length that is different than the third length coupled to the corresponding second photoresistor; and

a second optical splitter configured to receive the optical pulses from the corresponding first or second waveguide and to split the optical pulses to thereby transmit the optical pulses through the third and fourth waveguides to the corresponding first and second photoresistors.

10. The device according to claim 9 , wherein the third and fourth lengths of the third and fourth waveguides, respectively, provide a second delay of substantially between 20 and 100 ps for the optical pulses provided to the first and second photoresistors.

11. The device according to claim 7 , wherein the first delay is substantially between 100 and 1000 ps.

12. The device according to claim 7 , wherein the differential-type logic circuit comprises an RS flip-flop circuit.

13. The device according to claim 7 , wherein each photoresistor comprises a germanium region having contact regions formed in the germanium region, the contact regions being spaced apart by a distance that is substantially equal to between 3 and 9 μm.

14. A method of generating a clock signal, comprising:

receiving a first laser signal including a plurality of pulses, wherein a center wavelength of the optical pulses is substantially between 1.3 and 1.8 μm;

splitting the first laser signal to generate second and third laser signals;

delaying each of the second and third laser signals by different amounts to generate second and third delayed laser signals;

providing the delayed second laser signal to a first photoresistor coupled to a first capacitive node, the first photoresistor including a germanium region doped to less than substantially 5*10 16 atoms/cm 3 and including two contact regions formed in the germanium region and separated by a distance of substantially between 3 and 9 μm;

providing the delayed third laser signal to a second photoresistor coupled to the first capacitive node, the second photoresistor including a germanium region doped to less than substantially 5*10 16 atoms/cm 3 and including two contact regions formed in the germanium region and separated by a distance of substantially between 3 and 9 μm; and

generating a first clock signal on the first capacitive node in response to variations in the values of the first and second photoresistors caused by the second and third laser signals.

15. The method of claim 14 , wherein delaying each of the second and third laser signals by different amounts comprises propagating the second and third laser signals through first and second waveguides having different lengths.

16. The method of claim 14 further comprising:

generating a pulsed laser signal;

splitting the pulsed laser signal to provide a first pulsed laser signal and a second pulsed laser signal;

delaying the first pulsed laser signal by a first delay to provide the first laser signal;

delaying the second pulsed laser signal by a second delay to provide a fourth laser signal, the second delay being different than the first delay;

splitting the fourth laser signal to generate fifth and sixth laser signals;

delaying each of the fifth and sixth laser signals by different amounts to generate fifth and sixth delayed laser signals;

providing the delayed fifth laser signal to a third photoresistor coupled to a second capacitive node;

providing the delayed sixth laser signal to a fourth photoresistor coupled to the second capacitive node;

generating a second clock signal on the second capacitive node in response to variations in the values of the third and fourth photoresistors caused by the provided delayed fifth and sixth laser signals; and

generating an output clock signal responsive to the first and second clock signals.

Assignments (2)
CHANGE OF NAME Recorded Apr 11, 2024
From: STMICROELECTRONICS SA
To: STMICROELECTRONICS FRANCE
Reel/Frame 067095/0021 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 25, 2017
From: PACHE, DENIS; LE TUAL, STEPHANE; ZEGMOUT, HANAE
To: STMICROELECTRONICS SA
Reel/Frame 042511/0233 →
Priority Claims (1)
FR 16 61724 · Nov 30, 2016 · national
Continuity (1)
Related Publication 20180152180A1 · May 31, 2018