IP Library › Granted Patent US 10,319,814
Granted Patent B2
US 10,319,814 · App. 15/467,159 · Granted Jun 11, 2019

Semiconductor devices including protruding insulation portions between active fins

Inventors: Shigenobu Maeda (Seongnam-si, KR); Hee-Soo Kang (Seoul, KR); Sang-Pil Sim (Seongnam-si, KR); Soo-Hun Hong (Gunpo-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
H01L29/0692B82Y10/00H01L21/823431H01L21/845H01L27/0886H01L27/1211H01L29/0649H01L29/0653H01L29/0847H01L29/1037H01L29/161H01L29/165H01L29/1608H01L29/41791H01L29/4966H01L29/517H01L29/66795H01L29/785H01L29/7848H01L29/775
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,319,814
App. No.
15/467,159
Granted
Jun 11, 2019
Kind
B2
Abstract

A semiconductor device can include a field insulation layer including a planar major surface extending in first and second orthogonal directions and a protruding portion that protrudes a particular distance from the major surface relative to the first and second orthogonal directions. First and second multi-channel active fins can extend on the field insulation layer, and can be separated from one another by the protruding portion. A conductive layer can extend from an uppermost surface of the protruding portion to cross over the protruding portion between the first and second multi-channel active fins.

Claims (29)

1. A semiconductor device comprising:

a channel active pattern protruding from a substrate;

a field insulation layer disposed on the substrate;

a source/drain region between the channel active pattern and the field insulation layer;

a first gate disposed on the channel active pattern; and

a second gate disposed on the field insulation layer,

wherein an entire area of a bottom surface of the second gate is disposed below a top surface of the channel active pattern, and wherein a gate insulation layer is disposed between the second gate and a top surface of the field insulation layer.

2. The semiconductor device of claim 1 , wherein the substrate comprises one or more semiconductor materials, or a silicon on insulator substrate.

3. The semiconductor device of claim 1 , wherein the channel active pattern is fin-shaped and includes an epitaxial layer grown from the substrate.

4. The semiconductor device of claim 1 , wherein the field insulation layer comprises an oxide layer, a nitride layer, an oxynitride layer, or a combination thereof.

5. The semiconductor device of claim 1 , wherein the source/drain region comprises an epitaxial layer.

6. The semiconductor device of claim 1 , wherein each of the first gate and the second gate comprises a first metal layer and a second metal layer, the second metal layer filling a space formed by the first metal layer.

7. The semiconductor device of claim 6 , wherein the first metal layer comprises at least one of TiN, TaN, TiC or TaC, and the second metal layer comprises W or Al.

8. The semiconductor device of claim 1 , wherein the gate insulation layer comprises HfO 2 , ZrO 2 , or Ta 2 O 5 .

9. A semiconductor device comprising:

a channel active pattern protruding from a substrate and extending along a first direction;

a field insulation layer disposed on the substrate, wherein the field insulation layer comprises a major surface and a protruding portion extending from the major surface;

a source/drain region between the channel active pattern and the field insulation layer;

a first gate disposed on the channel active pattern and extending along a second direction intersecting the first direction; and

a second gate disposed on the protruding portion of the field insulation layer and extending along the second direction,

wherein a bottom surface of the second gate is disposed below a top surface of the channel active pattern and is disposed above a bottom surface of the source/drain region, and a width of a topmost surface of the protruding portion of the field insulation layer in the first direction is substantially the same as a width of a bottom surface of the second gate in the first direction.

10. The semiconductor device of claim 9 , wherein the substrate comprises one or more semiconductor materials, or a silicon on insulator substrate.

11. The semiconductor device of claim 9 , wherein the channel active pattern is fin-shaped and includes an epitaxial layer grown from the substrate.

12. The semiconductor device of claim 9 , wherein the field insulation layer comprises an oxide layer, a nitride layer, an oxynitride layer, or a combination thereof.

13. The semiconductor device of claim 9 , wherein the source/drain region comprises an epitaxial layer.

14. The semiconductor device of claim 9 , wherein each of the first gate and the second gate comprises a first metal layer and a second metal layer, the second metal layer filling a space formed by the first metal layer.

15. The semiconductor device of claim 14 , wherein the first metal layer comprises at least one of TiN, TaN, TiC or TaC, and the second metal layer comprises W or Al.

16. The semiconductor device of claim 9 , wherein a gate insulation layer is disposed between the second gate and a top surface of the field insulation layer.

17. The semiconductor device of claim 16 , wherein the gate insulation layer comprises HfO2, ZrO2, or Ta2O5.

Priority Claims (1)
KR 10-2012-0138132 · Nov 30, 2012 · national
Continuity (3)
Continuation 14463394 · Aug 19, 2014
Division 14021465 · Sep 9, 2013
Related Publication 20170194432A1 · Jul 6, 2017