IP Library › Granted Patent US 10,320,417
Granted Patent B2
US 10,320,417 · App. 15/654,710 · Granted Jun 11, 2019

Decoding method and related apparatus

Inventor: Yu-Luen Wang (Hsinchu, TW)
Assignee: Silicon Motion Inc.
H03M13/1108H03M13/1128H03M13/159H04L1/0021
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,320,417
App. No.
15/654,710
Granted
Jun 11, 2019
Kind
B2
Abstract

A method of decoding a received message includes: determining a weighting vector corresponding to at least one bit of the received message according to a syndrome and a parity check matrix; determining a bit state of the bit according to a bit value of the bit; changing the bit state according to the weighting vector and a flipping threshold, wherein a change range of the bit state is variable; and flipping the bit according to the bit state.

Claims (13)

1. A decoding apparatus of a received message, comprising:

a weighting calculation unit, arranged for determining a weighting vector corresponding to at least one bit of the received message according to a syndrome and a parity check matrix;

a state determination unit, arranged for determining a bit state of the bit according to a bit value of the bit;

a flipping calculation unit, arranged for generating a bit flipping vector for changing the bit state according to the weighting vector and a flipping threshold, wherein a change range of the bit state is variable; and

a flipping processing unit, arranged for changing the bit state of the bit and flipping the bit according to the bit state.

2. The decoding apparatus of claim 1 , wherein the bit state comprises at least one first major state, first minor state, second major state and second minor state, and the state determination unit:

determines the bit state to be the first major state when the bit value has a first value; and

determines the bit state to be the second major state when the bit value has a second value.

3. The decoding apparatus of claim 2 , when the weighting vector is equal to a maximum value of the flipping threshold, the flipping calculation unit generates a bit flipping vector to cause the bit state to be changed according to a first change range and when the flipping threshold is not equal to the maximum value, the flipping calculation unit generates a bit flipping vector to cause the bit state to be changed according to a second change range, wherein the first change range is wider than the second change range.

4. The decoding apparatus of claim 3 , when the weighting vector is equal to a maximum value of the flipping threshold, the flipping calculation unit generates the bit flipping vector to cause the bit state to transition from the first minor state to the second major state, or from the second minor state to the first major state.

5. The decoding apparatus of claim 3 , when the weighting vector is equal to a maximum value of the flipping threshold, the flipping calculation unit generates the bit flipping vector to cause the bit state to transition from the first major state to the second major state, or from the second major state to the first major state.

6. The decoding apparatus of claim 3 , when the flipping threshold is not equal to the maximum value, and the weighting vector is greater than or equal to the flipping threshold, the flipping calculation unit generates the bit flipping vector to cause the bit state to transition from the first major state to the first minor state, from the first minor state to the second minor state, from the second minor state to the first minor state or from the second major state to the second minor state.

7. The decoding apparatus of claim 3 , when the weighting vector is smaller than or equal to a non-zero lower limit of the flipping threshold, the flipping calculation unit generates the bit flipping vector to cause the bit state to transition from the first minor state to the first major state or from the second minor state to the second major state.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 20, 2017
From: WANG, YU-LUEN
To: SILICON MOTION INC.
Reel/Frame 043049/0199 →
Priority Claims (1)
TW 105144125 A · Dec 30, 2016 · national
Continuity (1)
Related Publication 20180191376A1 · Jul 5, 2018