IP Library › Granted Patent US 10,325,988
Granted Patent B2
US 10,325,988 · App. 15/376,949 · Granted Jun 18, 2019

Vertical transistor device structure with cylindrically-shaped field plates

Inventors: Sorin Stefan Georgescu (San Jose, CA); Kamal Raj Varadarajan (Fremont, CA); Alexei Ankoudinov (San Jose, CA)
Assignee: Power Integrations, Inc.
H01L29/402H01L29/0696H01L29/105H01L29/407H01L29/4236H01L29/4238H01L29/66712H01L29/66734H01L29/7802H01L29/7813H01L29/7397H01L29/7811H01L29/8083H01L29/872
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,325,988
App. No.
15/376,949
Granted
Jun 18, 2019
Kind
B2
Abstract

A vertical power transistor device includes a semiconductor layer of a first conductivity type, with a plurality of dielectric regions disposed in the semiconductor layer. The dielectric regions extend in a vertical direction from a top surface of the semiconductor layer downward. Each dielectric region has a rounded-square cross-section in a horizontal plane perpendicular to the vertical direction. Adjacent ones of the dielectric regions are laterally separated by a narrow region of the semiconductor layer. Each dielectric region has a cylindrical field plate member centrally disposed therein. The cylindrical field plate member extends in the vertical direction from the top surface downward to near a bottom of the dielectric region. The dielectric region laterally separates the cylindrical field plate member from the narrow region. A source region is disposed at the top surface, and a drain region is disposed at the bottom, of the semiconductor layer.

Claims (34)

1. A vertical power transistor device comprising:

a semiconductor layer of a first conductivity type;

a plurality of dielectric regions disposed in the semiconductor layer, each dielectric region having an outer side that extends in a vertical direction from a top surface of the semiconductor layer downward, each dielectric region having a rounded-square cross-section in a horizontal plane perpendicular to the vertical direction, adjacent ones of the dielectric regions being laterally separated by a narrow region of the semiconductor layer;

a cylindrical field plate member centrally disposed within each dielectric region, the cylindrical field plate member having a circular cross-section in the horizontal plane and comprising a conductive material that fully extends laterally across a diameter of the circular cross-section of the cylindrical field plate member, the conductive material, extending in the vertical direction from the top surface downward to near a bottom of the dielectric region, the dielectric region laterally separating the cylindrical field plate member from the narrow region;

a source region of the first conductivity type disposed at the top surface of the narrow region;

a body region of a second conductivity type, the body region separating the source from a lower portion of the narrow region, the lower portion comprising a drift region;

a drain region of the first conductivity type disposed beneath the semiconductor layer; and

an annular gate member disposed in each dielectric region between the narrow region and the cylindrical field plate member.

2. The vertical power transistor device according to claim 1 wherein the plurality of dielectric regions are arranged in an array of rows.

3. The vertical power transistor device according to claim 2 wherein adjacent rows in the array are offset from one another.

4. The vertical power transistor device according to claim 2 wherein adjacent rows in the array are offset from one another by 50% of a spacing distance between adjacent ones of the cylindrical field plate members in each row.

5. The vertical power transistor device according to claim 1 wherein the annular gate member is a trench gate member.

6. The vertical power transistor device according to claim 1 wherein each annular gate member has a rounded-square shape that conforms with the outer peripheral shape of each dielectric region such that the narrow region of the semiconductor layer is separated from annular gate member by a substantially constant lateral separation distance.

7. The vertical power transistor device according to claim 1 wherein the cylindrical field plate members each comprise polysilicon.

8. The vertical power transistor device according to claim 1 further comprising a substrate, the semiconductor layer comprising an epitaxial layer disposed on the substrate.

9. The vertical power transistor device according to claim 8 wherein the substrate is the first conductivity type.

10. The vertical power transistor device according to claim 8 wherein the substrate is a second conductivity type.

11. The vertical power transistor device according to claim 1 wherein the first conductivity type comprises n-type.

12. The vertical power transistor device according to claim 1 wherein each of the plurality of dielectric regions extends in the vertical direction downward into the drain region.

13. The vertical power transistor device according to claim 1 wherein the drift region has a doping concentration that varies from near the body region down to near a bottom of the drift region.

14. The vertical power transistor device according to claim 1 wherein the drift region comprises an epitaxial layer having a graded doping profile.

15. The vertical power transistor device according to claim 13 wherein the doping concentration is highest near the bottom of the drift region.

16. A high-voltage transistor comprising:

a substrate;

an array of dielectric regions disposed in the substrate and arranged in an array, each of the dielectric regions having an outer side that extends in a vertical direction from a top surface of the substrate downward, the dielectric regions having a rounded-square shaped cross-section in a horizontal plane perpendicular to the vertical direction, adjacent ones of the dielectric regions being laterally separated by a narrow region of the substrate;

a cylindrical field plate member centrally disposed within each dielectric region, the cylindrical field plate member having a circular cross-section in the horizontal plane and comprising a conductive material that fully extends laterally across a diameter of the circular cross-section of the cylindrical field plate member, the conductive material extending in the vertical direction from the top surface downward to near a bottom of the dielectric region, the dielectric region laterally separating the cylindrical field plate member from the narrow region;

a source disposed at the top surface of the narrow region;

a body region that separates the source from a lower portion of the narrow region, the lower portion comprising a drift region;

a drain disposed at the bottom of the substrate; and

an annular gate member disposed in each dielectric region between the narrow region and the cylindrical field plate member.

17. The high-voltage transistor according to claim 16 wherein the ring-shaped gate member is a trench gate member.

18. The high-voltage transistor according to claim 16 wherein the dielectric regions each comprise an oxide.

19. The high-voltage transistor according to claim 16 wherein the narrow region has a doping concentration in a range of about 1×10 15 /cm 3 to about 1×10 17 /cm 3 .

20. The high-voltage transistor according to claim 16 wherein each of the dielectric regions extends downward into the drain.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 18, 2017
From: GEORGESCU, SORIN STEFAN; VARADARAJAN, KAMAL RAJ; ANKOUDINOV, ALEXEI
To: POWER INTEGRATIONS, INC.
Reel/Frame 041005/0191 →
Continuity (4)
Continuation In Part 14520527 · Oct 22, 2014
Provisional Application 61915772 · Dec 13, 2013
Related Publication 20180069087A1 · Mar 8, 2018
Related Publication 20190006475A9 · Jan 3, 2019