IP Library › Granted Patent US 10,361,191
Granted Patent B2
US 10,361,191 · App. 15/321,837 · Granted Jul 23, 2019

Semiconductor device

Inventors: Tetsuo Takahashi (Tokyo, JP); Katsumi Uryu (Tokyo, JP)
Assignee: Mitsubishi Electric Corporation
H01L27/0635H01L27/0727H01L29/0834H01L29/1004H01L29/417H01L29/7397H01L29/78H01L29/861H01L29/1608H01L29/2003H01L29/402H01L29/8611H01L29/8613
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,361,191
App. No.
15/321,837
Granted
Jul 23, 2019
Kind
B2
Abstract

A semiconductor device includes a switching device region including an active region having a first conductivity-type emitter region formed on an upper surface side of a first conductivity-type substrate, a second conductivity-type base region formed on an upper surface side of the substrate, a second conductivity-type collector layer formed on a lower surface side of the substrate, and a diode region having a second conductivity-type anode layer formed on the upper surface side of the substrate and a first conductivity-type cathode layer formed on the lower surface side of the substrate, wherein the cathode layer is separated from the active region when planarly viewed, and on an upper surface side of the active region, a second conductivity type high-concentration region having an impurity concentration higher than that of the anode layer is formed.

Claims (19)

1. A semiconductor device comprising:

a switching device region including an active region having a first conductivity-type emitter region formed at an upper surface of a semiconductor substrate, a second conductivity-type base region formed on an upper surface side of the semiconductor substrate and adjacent the first conductivity-type emitter region, a gate electrode, a second conductivity-type collector layer formed on a lower surface side of the semiconductor substrate, and a first conductivity-type region between the base region and the collector layer;

a diode region having a second conductivity-type anode layer formed on the upper surface side of the semiconductor substrate and a first conductivity-type cathode layer formed on the lower surface side of the semiconductor substrate; and

an upper surface electrode formed on the upper surface of the substrate, wherein

the cathode layer is separated from the active region such that no cathode layer portion overlaps with the active region when planarly viewed,

at an upper surface of the semiconductor substrate in the active region, a second conductivity-type high concentration region having an impurity concentration higher than that of the anode layer is formed,

the switching device region has a gate region in which an external gate electrode and a conductive gate line are formed between the active region and the diode region, the conductive gate line connecting the external gate electrode and the gate electrode,

the semiconductor device comprising a second conductivity-type well region formed on the semiconductor substrate in the gate region, wherein the cathode layer is separated from the well region when planarly viewed,

the external gate electrode and the conductive gate line are disposed above the upper surface of the semiconductor substrate, and

the second conductivity-type high concentration region is a P + contact region having an impurity concentration higher than that of the base region.

2. The semiconductor device according to claim 1 , wherein the high concentration region is the base region.

3. The semiconductor device according to claim 1 , wherein

a distance between the cathode layer and the active region when planarly viewed is equal to or longer than a length obtained by lifetime of carriers×100 in units of meters and seconds in the semiconductor substrate.

4. The semiconductor device according to claim 1 , wherein

the distance between the cathode layer and the active region when planarly viewed is 1.5 or more times a thickness of the semiconductor substrate.

5. The semiconductor device according to claim 1 , wherein

the well region is formed on the active region side of the gate region and is not formed on the diode region side of the gate region.

6. The semiconductor device according to claim 1 , comprising

a first conductivity-type carrier store region formed between the anode layer and the semiconductor substrate and having an impurity concentration higher than that of the semiconductor substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 23, 2016
From: TAKAHASHI, TETSUO; URYU, KATSUMI
To: MITSUBISHI ELECTRIC CORPORATION
Reel/Frame 040758/0365 →
Continuity (1)
Related Publication 20170162560A1 · Jun 8, 2017
Cited By (3)
US 12,205,948 US 12,206,016 US 12,349,453