IP Library Granted Patent US 10,379,749
Granted Patent B2
US 10,379,749 · App. 15/423,628 · Granted Aug 13, 2019

Semiconductor device and operating method thereof

Inventors: Nak Hee Seong (Gwacheon-si, KR); Sang Youn Lee (Seoul, KR); Seong Min Jo (Seoul, KR); Yun Kyo Cho (Suwon-si, KR); Dong Soo Kang (Hwaseong-si, KR); Byeong Jin Kim (Seoul, KR); Jae Geun Yun (Suwon-si, KR)
Assignee: Samsung Electronics Co., Ltd.
G06F3/0611G06F3/0653G06F3/0685G06F13/364G06F13/4282
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,379,749
App. No.
15/423,628
Granted
Aug 13, 2019
Kind
B2
Abstract

An operating method of a semiconductor device includes monitoring multiple request packets and multiple response packets that are being transmitted between a master device and a slave device. A target request packet that matches predefined identification (ID) information is detected from among the request packets. An operation of a latency counter is initiated. The operation is for measuring the latency of a communication exchange (transaction) that includes the target request packet and a target response packet that is one of the response packets that matches the predefined ID information. The target response packet is detected from among the response packets. The operation of the latency counter is terminated. A latency value of the communication exchange is acquired from the latency counter.

Claims (47)

1. An operating method of a semiconductor device, comprising:

monitoring a plurality of request packets and a plurality of response packets that are being transmitted between a master device and a slave device, the response packets being transmitted in response to the request packets;

detecting a target request packet that matches predefined identification (ID) information from among the plurality of request packets;

initiating an operation of a latency counter for measuring the latency of a communication exchange that includes the target request packet and a target response packet that is one of the plurality of response packets that matches the predefined ID information;

detecting the target response packet from among the plurality of response packets;

terminating the operation of the latency counter;

acquiring a latency value of the communication exchange from the latency counter;

counting a number of request packets with corresponding response packets that are yet to be detected, from among the plurality of request packets by using a Multiple Outstanding (MO) counter; and

determining whether the corresponding response packets have been detected for the plurality of request packets by using a Response Ordering (RO) counter.

2. The operating method of claim 1 , wherein the initiating the operation of the latency counter comprises setting an MO count value of the MO counter as an initial count value of the RO counter.

3. The operating method of claim 1 ,

wherein an RO count value of the RO counter is lowered whenever the corresponding response packet is detected for any one of the plurality of request packets, and

wherein the terminating the operation of the latency counter comprises terminating the operation of the latency counter if the RO count value of the RO counter reaches 0.

4. The operating method of claim 1 , wherein the predefined ID information includes at least one of transaction identification information and transaction attribute information.

5. The operating method of claim 4 , wherein the transaction identification information includes unique identification information for identifying the master device or the slave device.

6. The operating method of claim 4 , wherein the transaction attribute information includes at least one of burst length attribute information and cache snooping type attribute information.

7. The operating method of claim 1 , wherein:

the master device is an Intellectual Property (IP) block provided in a System-on-Chip (SoC); and

the master device and the slave device exchange the plurality of request packets the plurality of response packets via an On-Chip Interconnect (OCI).

8. The operating method of claim 7 , further comprising:

receiving the predefined ID information, which is set in advance by a user or an application, from outside the SoC.

9. The operating method of claim 1 , further comprising:

configuring current tracked identification information based on the predefined ID information,

wherein the detecting the target request packet comprises determining a state of a channel formed between the master device and the slave device, detecting a request packet that matches the predefined ID information as the target request packet if the channel is idle, and detecting a request packet that matches the current tracked identification information as the target request packet if the channel is busy.

10. The operating method of claim 9 , further comprising:

updating the current tracked identification information if the channel is switched from an idle state to a busy state.

11. The operating method of claim 1 , wherein:

the communication exchange includes a first transaction and a second transaction, which is different from the first transaction; and

the acquiring the latency value of the communication exchange comprises acquiring a first latency value of the first transaction and a second latency value of the second transaction and computing an average latency and a peak latency based on the first latency value and the second latency value.

12. An operating method of a semiconductor device, comprising:

monitoring a plurality of communication exchanges between a first Intellectual Property (IP) block and a second Intellectual Property (IP) block, which are provided in a System-on-Chip (SOC), and that each include a request and a responsive response to the request;

receiving predefined first ID information and predefined second ID information from outside the System-on-Chip;

measuring the latency of a first transaction that is one of the plurality of communication exchanges that matches the first ID information by using a latency counter;

measuring the latency of a second transaction that is one of the plurality of communication exchanges that matches the second ID information by using the latency counter; and

computing an average latency and a peak latency based on the measured latency of the first transaction and the measured latency of the second transaction, wherein the request in each of the plurality of communication exchanges includes a request packet and the responsive response to the request in each of the communications exchanges includes a response packet corresponding to the request packet and transmitted in response to the corresponding request packets;

counting a number of request packets with corresponding response packets that are yet to be detected, in connection with the first and second transactions, by using a Multiple Outstanding (MO) counter; and

determining whether the corresponding response packets have been detected, by using a Response Ordering (RO) counter.

13. The operating method of claim 12 , wherein:

an RO count value of the RO counter is lowered whenever the corresponding response packet is detected; and

the latency counter stops counting if the RO count value of the RO counter reaches 0.

14. A semiconductor device, comprising:

a filtering module that detects a target request packet that matches predefined identification (ID) information from among a plurality of request packets that are being transmitted between a master device and a slave device;

a configuration module that receives the predefined ID information and that provides the predefined ID information to the filtering module;

a latency counter that measures the latency of a communication exchange including the target request packet and a target response packet that is one of a plurality of response packets that matches the predefined ID information and that is transmitted in response to the target request packet; and

a control module that controls an operation of the latency counter and detects the target response packet from among the plurality of response packets,

a Multiple Outstanding (MO) counter that counts a number of request packets with corresponding response packets that are yet to be detected, from among the plurality of request packets; and

a Response Ordering (RO) counter that determines whether the corresponding response packets have been detected for the plurality of request packets.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 3, 2017
From: SEONG, NAK HEE; LEE, SANG YOUN; JO, SEONG MIN; CHO, YUN KYO; KANG, DONG SOO; KIM, BYEONG JIN; YUN, JAE GEUN
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 041173/0193 →
Priority Claims (1)
KR 10-2016-0014250 · Feb 4, 2016 · national
Continuity (1)
Related Publication 20170228169A1 · Aug 10, 2017