IP Library › Granted Patent US 10,389,464
Granted Patent B2
US 10,389,464 · App. 15/189,760 · Granted Aug 20, 2019

System and method for improved data decoding, tracking, and other receiver functions in the presence of interference

Inventor: Gary Lennen (Cupertino, CA)
Assignee: Samsung Electronics Co., Ltd
H04J11/0023H04L27/265H04L27/2628H04L43/028H04W72/0473
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,389,464
App. No.
15/189,760
Granted
Aug 20, 2019
Kind
B2
Abstract

An apparatus and a method. The apparatus includes an interference mitigation processor, including an input, an output, and configured to sum n msec received correlators over m msec, and analyze the n msec correlators to reduce interference. The method includes summing, by an interference mitigation processor, n msec received correlators over m msec; and analyzing, by an interference mitigation processor, the n msec correlators to reduce interference.

Claims (24)

1. An apparatus, comprising:

an interference mitigation processor configured to sum n msec received correlators over m msec, and analyze the n msec correlators to reduce interference, the interference mitigation processor including:

a fast Fourier transform (FFT) processor configured to receive and perform an FFT on the n msec correlators; and

an interference detection and nulling processor configured to receive the n msec correlators from the FFT processor, the interference detection and nulling processor including:

a power peak detector configured to detect interference in the n msec correlators by determining power peaks in the n msec correlators and identifying a frequency corresponding to a determined power peak as interference, and

a null processor configured to null the frequency identified as interference.

2. The apparatus of claim 1 , wherein the interference mitigation processor further comprises:

an inverse FFT (IFFT) processor, including an input connected to an output of the interference detection and nulling processor, and an output;

and a correlator summing module, including an input connected to the output of the IFFT processor, and an output.

3. The apparatus of claim 1 , wherein the interference detection and nulling processor further comprises a noise computation processor configured to compute a noise spectrum in the n msec correlators,

wherein the peak power detector determines power peaks in the n msec correlators by comparing power at each frequency in the n msec correlators to a threshold based on the computed noise spectrum.

4. A method, comprising:

summing, by an interference mitigation processor, n msec received correlators over m msec; and

analyzing, by the interference mitigation processor, the n msec correlators to reduce interference,

wherein summing and analyzing, by the interference mitigation processor, includes:

transforming, by a fast Fourier transform (FFT) processor, the received n msec correlators;

receiving, by an interference detection and nulling processor, the n msec correlators from the FFT processor;

detecting, by a power peak detector of the interference detection and nulling processor, interference in the n msec correlators by determining power peaks in the n msec correlators and identifying a frequency corresponding to a determined power peak as interference; and

nulling, by a null processor of the interference detection and nulling processor, the frequency identified as interference.

5. The method of claim 4 , wherein summing and analyzing, by the interference mitigation processor, further comprises:

transforming, by an inverse FFT (IFFT) processor, the n msec correlators from the interference detection and nulling processor; and

summing, by a correlator summing module, the n msec correlators transformed by the IFFT processor.

6. The method of claim 4 , further comprising, computing, by a noise computation processor of the interference detection and null processor, a noise spectrum in the n msec correlators transformed by the FFT processor;

wherein determining power peaks in the n msec correlators further comprises comparing power at each frequency in the n msec correlators to a threshold based on the computed noise spectrum.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 16, 2016
From: LENNEN, GARY
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 039762/0500 →
Continuity (2)
Provisional Application 62328752 · Apr 28, 2016
Related Publication 20170317776A1 · Nov 2, 2017