IP Library › Granted Patent US 10,400,323
Granted Patent B2
US 10,400,323 · App. 15/782,410 · Granted Sep 3, 2019

Ultra-low defect part process

Inventors: Ian Scot Latchford (Palo Alto, CA); Mary Anne Plano (Mountain View, CA)
Assignee: LAM RESEARCH CORPORATION
C23C14/22C23C14/02C23C14/06C23C16/0209C23C16/22C23C16/4404C23C16/45565C23C14/56C23C16/46
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,400,323
App. No.
15/782,410
Granted
Sep 3, 2019
Kind
B2
Abstract

A method for removing and preventing defects on surfaces of a component of a substrate processing chamber includes loading the component into a vacuum chamber and, with the component loaded within the vacuum chamber, baking the component at a baking temperature during a first predetermined period to remove water and defects from the surfaces of the component, and purging the component within the vacuum chamber during at least one second predetermined period to remove the defects from the vacuum chamber.

Claims (20)

1. A method for removing and preventing defects on surfaces of a component of a substrate processing chamber, the method comprising:

loading the component into a vacuum chamber; and

with the component loaded within the vacuum chamber,

(i) baking the component at a baking temperature during a first predetermined period to remove water and defects from the surfaces of the component,

(ii) purging the component within the vacuum chamber during at least one second predetermined period to remove the defects from the vacuum chamber, and

(iii) subsequent to (ii) and prior to removing the component from the vacuum chamber and installing the component within the substrate processing chamber, depositing a protective coating to the surfaces of the component.

2. The method of claim 1 , wherein the baking temperature is approximately 200° C.

3. The method of claim 1 , wherein the component corresponds to a showerhead of the substrate processing chamber.

4. The method of claim 1 , wherein the second predetermined period is subsequent to the first predetermined period.

5. The method of claim 1 , wherein the first predetermined period and the second predetermined period overlap.

6. The method of claim 1 , wherein the purging is performed for two or more of the second predetermined periods.

7. The method of claim 6 , wherein the two or more of the second predetermined periods are within the first predetermined period.

8. The method of claim 1 , wherein (i) and (ii) are repeated two or more times prior to (iii).

9. The method of claim 1 , wherein the protective coating is applied in a monolayer.

10. The method of claim 1 , wherein the protective coating includes a hydrophobic material.

11. The method of claim 1 , wherein the protective coating corresponds to a silane coating.

12. The method of claim 1 , wherein the protective coating includes an organosilane.

13. The method of claim 1 , wherein the protective coating includes hexamethyldisilazane (HMDS).

14. The method of claim 1 , wherein each of (i), (ii), and (iii) is performed with a pressure within the vacuum chamber maintained at 1-760 Torr.

15. The method of claim 1 , wherein the purging includes alternatingly providing purge gas to the vacuum chamber and pumping material from the vacuum chamber.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 13, 2017
From: LATCHFORD, IAN SCOT; PLANO, MARY ANNE
To: LAM RESEARCH CORPORATION
Reel/Frame 043856/0613 →
Continuity (3)
Provisional Application 62420709 · Nov 11, 2016
Provisional Application 62417529 · Nov 4, 2016
Related Publication 20180127864A1 · May 10, 2018