IP Library Granted Patent US 10,411,328
Granted Patent B2
US 10,411,328 · App. 15/705,501 · Granted Sep 10, 2019

Patch antenna structures and methods

Inventors: Wen-Shiang Liao (Toufen Township, TW); Feng Wei Kuo (Zhudong Township, TW)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
H01Q1/24H01L21/486H01L21/4857H01L21/565H01L23/49827H01L23/66H01Q1/2283H01Q9/0407H01Q21/065H04B1/403H01L21/6835H01L23/3128H01L23/49816H01L23/49822H01L23/49838H01L2221/68359H01L2223/6677H01Q1/48
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,411,328
App. No.
15/705,501
Granted
Sep 10, 2019
Kind
B2
Abstract

An antenna structure includes a ground plane in a first metal layer of an integrated circuit (IC) package, a patch in a second metal layer of the IC package, a cavity structure between the ground plane and the patch, and a high-k dielectric layer between the ground plane and the patch.

Claims (42)

1. An antenna structure comprising:

a ground plane in a first metal layer of an integrated circuit (IC) package;

a patch in a second metal layer of the IC package;

a cavity structure between the ground plane and the patch, wherein at least a portion of the cavity structure is formed by the ground plane; and

a high-k dielectric layer between the ground plane and the patch.

2. The antenna structure of claim 1 , further comprising:

a signal path in a third metal layer of the IC package overlying the first metal layer; and

a through-insulator via (TIV) electrically coupling the ground plane to the signal path.

3. The antenna structure of claim 1 , wherein the cavity structure comprises a molding compound between the ground plane and the high-k dielectric layer.

4. The antenna structure of claim 1 , wherein the cavity structure comprises a plurality of through-insulator vias (TIVs) between the ground plane and the patch, the plurality of TIVs being electrically connected to the ground plane and positioned in an arrangement corresponding to a perimeter of the patch.

5. The antenna structure of claim 1 , wherein the high-k dielectric layer comprises at least one of titanium dioxide, strontium titanate, barium titanate, barium strontium titanate, or lead zirconate titanate.

6. The antenna structure of claim 1 , wherein the IC package comprises a radio frequency (RF) die electrically connected to the patch, the RF die configured to receive and/or transmit an RF signal with the antenna structure.

7. The antenna structure of claim 1 , wherein

the ground plane is one ground plane of a plurality of ground planes, and

the patch is one patch of a plurality of patches.

8. The antenna structure of claim 7 , wherein

a number of ground planes in the plurality of ground planes is two, and

a number of patches in the plurality of patches is four.

9. A method of forming an antenna structure, the method comprising:

forming a ground plane in an integrated circuit (IC) package;

forming a plurality of through-insulator vias (TIVs) on the ground plane;

depositing a high-k dielectric layer overlying the ground plane and the plurality of TIVs; and

forming a patch in the IC package, the patch overlying the high-k dielectric layer and the ground plane and having a perimeter corresponding to an arrangement of the plurality of TIVs.

10. The method of claim 9 , wherein

the patch is one patch of a plurality of patches, and

the forming the patch in the IC package comprises forming the plurality of patches overlying the high-k dielectric layer and the ground plane.

11. The method of claim 9 , wherein the depositing the high-k dielectric layer comprises depositing the high-k dielectric layer at a temperature below 200° C.

12. The method of claim 9 , wherein the depositing the high-k dielectric layer comprises using a physical vapor deposition (PVD), chemical vapor deposition (CVD), or a laser chemical vapor deposition (LCVD) process.

13. The method of claim 9 , wherein the depositing the high-k dielectric layer comprises depositing the high-k dielectric to a thickness ranging from 1 micrometer (μm) to 4 μm.

14. The method of claim 9 , wherein the depositing the high-k dielectric layer comprises depositing at least one of titanium dioxide, strontium titanate, barium titanate, barium strontium titanate, or lead zirconate titanate.

15. The method of claim 9 , further comprising forming an insulation layer overlying the ground plane, wherein the depositing the high-k dielectric layer comprises depositing the high-k dielectric layer overlying the insulation layer.

16. The method of claim 15 , further comprising forming a through-insulator via (TIV) on the ground plane, wherein the forming the insulation layer comprises surrounding the TIV with a molding compound.

17. A method of communicating a signal, the method comprising:

oscillating a signal in a cavity between a ground plane in an integrated circuit (IC) package and a patch in the IC package, wherein an oscillation frequency of the signal corresponds to a dielectric constant of a high-k dielectric layer between the ground plane and the patch, wherein at least a portion of the cavity is formed by the ground plane; and

at least one of generating or receiving the signal with a radio frequency (RF) die in the IC package.

18. The method of claim 17 , wherein oscillating the signal between the ground plane and the patch comprises oscillating the signal in the cavity and a through-insulator via (TIV) arrangement.

19. The method of claim 17 , further comprising oscillating the signal between the ground plane and another patch, wherein

the high-k dielectric layer is between the ground plane and the another patch, and

the patch and the another patch are separated by a distance corresponding to half a free space wavelength of the signal.

20. The method of claim 17 , further comprising oscillating the signal between another ground plane and another patch, the high-k dielectric layer being between the another ground plane and the another patch, wherein

the oscillating the signal between the ground plane and the patch corresponds to transmitting and/or receiving the signal in a first direction, and

the oscillating the signal between the another ground plane and the another patch corresponds to transmitting and/or receiving the signal in a second direction opposite the first direction.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 15, 2017
From: LIAO, WEN-SHIANG; KUO, FENG WEI
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 043600/0601 →
Continuity (1)
Related Publication 20190089038A1 · Mar 21, 2019
Cited By (1)
US 12,424,571