IP Library › Granted Patent US 10,453,952
Granted Patent B2
US 10,453,952 · App. 15/755,892 · Granted Oct 22, 2019

Semiconductor device

Inventors: Hiromu Shiomi (Tsukuba, JP); Hidenori Kitai (Tsukuba, JP); Hideto Tamaso (Tsukuba, JP); Kenji Fukuda (Tsukuba, JP)
Assignee: Sumitomo Electric Industries, Ltd.
H01L29/7811H01L21/049H01L21/0465H01L29/0634H01L29/0638H01L29/0696H01L29/1083H01L29/1095H01L29/1608H01L29/4236H01L29/66068H01L29/66325H01L29/66333H01L29/66348H01L29/7393H01L29/7395H01L29/7396H01L29/7802H01L29/7813H01L29/7823
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,453,952
App. No.
15/755,892
Granted
Oct 22, 2019
Kind
B2
Abstract

The second conductivity type thin film includes: a high-concentration layer having a first impurity concentration; a first electric field relaxing layer continuous to the high-concentration layer at an outer circumference of the high-concentration layer, the first electric field relaxing layer having a second impurity concentration lower than the first impurity concentration; a second electric field relaxing layer continuous to the first electric field relaxing layer at an outer circumference of the first electric field relaxing layer, the second electric field relaxing layer having a third impurity concentration lower than the second impurity concentration; and a first electric field diffusion layer continuous to the second electric field relaxing layer at an outer circumference of the second electric field relaxing layer, the first electric field diffusion layer having a fourth impurity concentration lower than the third impurity concentration.

Claims (15)

1. A semiconductor device having a surface outer circumferential portion, the semiconductor device comprising:

a first conductivity type thin film;

a second conductivity type thin film provided on the first conductivity type thin film;

the second conductivity type thin film including

a high-concentration layer having a first impurity concentration,

a first electric field relaxing layer continuous to the high-concentration layer at an outer circumference of the high-concentration layer, the first electric field relaxing layer having a second impurity concentration lower than the first impurity concentration,

a second electric field relaxing layer continuous to the first electric field relaxing layer at an outer circumference of the first electric field relaxing layer, the second electric field relaxing layer having a third impurity concentration lower than the second impurity concentration, and

a first electric field diffusion layer continuous to the second electric field relaxing layer at an outer circumference of the second electric field relaxing layer, the first electric field diffusion layer having a fourth impurity concentration lower than the third impurity concentration; and

a channel stop layer located at an ultimate end of the surface outer circumferential portion, the channel stop layer being connected to the first electric field diffusion layer, the channel stop layer having an impurity concentration higher than an impurity concentration of the first conductivity type thin film, the channel stop layer having a first conductivity type, and

a second electric field diffusion layer located between the first conductivity type thin film and the second conductivity type thin film, the second electric field diffusion layer having an impurity concentration higher than the impurity concentration of the first conductivity type thin film, the second electric field diffusion layer having the first conductivity type.

2. The semiconductor device according to claim 1 , further comprising a plurality of embedded regions each located in the first electric field diffusion layer and having a second conductivity type, wherein respective widths of the plurality of embedded regions become smaller toward an outer circumference of the semiconductor device.

3. The semiconductor device according to claim 1 , comprising a silicon carbide semiconductor element provided with a trench, wherein

the first conductivity type thin film includes a drift region of the silicon carbide semiconductor element, and

the second conductivity type thin film includes a body region of the silicon carbide semiconductor element.

4. The semiconductor device according to claim 1 , comprising a silicon carbide semiconductor element provided with a trench, wherein the second electric field diffusion layer includes a trench current diffusion layer of the silicon carbide semiconductor element.

Assignments (2)
NUNC PRO TUNC ASSIGNMENT Recorded Jul 23, 2026
From: SUMITOMO ELECTRIC INDUSTRIES, LTD.
To: MITSUMI ELECTRIC CO., LTD.
Reel/Frame 075367/0161 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 27, 2018
From: SHIOMI, HIROMU; KITAI, HIDENORI; TAMASO, HIDETO; FUKUDA, KENJI
To: SUMITOMO ELECTRIC INDUSTRIES, LTD.
Reel/Frame 045053/0589 →
Priority Claims (3)
JP 2015-177664 · Sep 9, 2015 · national
JP 2015-177685 · Sep 9, 2015 · national
JP 2015-177701 · Sep 9, 2015 · national
Continuity (1)
Related Publication 20180315813A1 · Nov 1, 2018