IP Library Granted Patent US 10,473,697
Granted Patent B2
US 10,473,697 · App. 14/676,423 · Granted Nov 12, 2019

Current transducer with offset cancellation

Inventors: Daniel Robert Wallace (Atlanta, GA); John Michael Kern (Atlanta, GA); Richard Young (Atlanta, GA); Brian Ross (Atlanta, GA)
Assignee: GENERAL ELECTRIC COMPANY
G01R15/241G01R15/246G01R15/247G01R19/32G01R19/2506
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,473,697
App. No.
14/676,423
Granted
Nov 12, 2019
Kind
B2
Abstract

There is provided a system for use with a fiber-optic current transducer. The system includes a processing unit configured to transduce a first light signal into a first electrical signal. The processing unit is further configured to transduce a second light signal into a second electrical signal. Furthermore, the processing unit is configured to remove offsets from the first electrical signal and the second electrical signal by forcing the first electrical signal and the second electrical signal to be on the same per unit basis.

Claims (24)

1. A system, for use with a fiber-optic current transducer (FOCT), the system comprising:

a processing unit configured to:

convert a first light signal into a first electrical signal;

convert a second light signal into a second electrical signal;

calculate a first direct current (DC) offset of the first electrical signal;

calculate a second direct current (DC) offset of the second electrical signal;

calculate a difference value by subtracting the first DC offset of the first electrical signal from the second DC offset of the second electrical signal;

calculate, based on the difference value, a first gain for the first electrical signal and a second gain for the second electrical signal;

calculate a first adjusted DC offset by multiplying the first DC offset by the first gain;

calculate a second adjusted DC offset by multiplying the second DC offset by the second gain;

wherein the first gain and the second gain are determined such that the first adjusted DC offset is equal to the second adjusted DC offset;

calculate a first adjusted electrical signal by multiplying the first electrical signal by the by the first gain; and

calculate a second adjusted electrical signal by multiplying the second electrical signal by the second gain.

2. The system of claim 1 , further comprising a crystal that is configured to route the first light signal and the second light signal.

3. The system of claim 1 , wherein the first DC offset is calculated by integrating the first electrical signal with an integrator and the second DC offset is calculated by integrating the second electrical signal with the integrator.

4. The system of claim 3 , wherein the first DC offset is provided to a first summing junction to remove the first DC offset from the first electrical signal and the second DC offset is provided to a second summing junction to remove the second DC offset from the second electrical signal.

5. The system of claim 1 , wherein the first light signal and the second light signal are provided by light in a fiber that is reflected via a first path and a second path.

6. The system of claim 5 , wherein the fiber is positioned around a conductor.

7. The system of claim 1 , wherein the processing unit is configured to:

calculate a first removed adjusted signal by subtracting the first adjusted DC offset from the first adjusted electrical signal; and

calculate a second removed adjusted signal by subtracting the second adjusted DC offset from the second adjusted electrical signal.

8. The system of claim 7 , wherein the processing unit is configured to calculate a measured current signal by subtracting the first removed adjusted signal from the second removed adjusted signal.

9. The system of claim 1 , wherein the processing unit is configured to calculate a measured current signal by subtracting the first adjusted electrical signal from the second adjusted electrical signal.

10. The system of claim 1 , wherein the processing unit is configured to calculate a measured current signal by adding the first adjusted electrical signal to the second adjusted electrical signal.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 17, 2023
From: GENERAL ELECTRIC COMPANY
To: GE INFRASTRUCTURE TECHNOLOGY LLC
Reel/Frame 065727/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 27, 2015
From: WALLACE, DANIEL ROBERT; KERN, JOHN MICHAEL; YOUNG, RICHARD; ROSS, BRIAN TIMOTHY
To: GENERAL ELECTRIC COMPANY
Reel/Frame 035505/0222 →
Continuity (1)
Related Publication 20160291064A1 · Oct 6, 2016